![](http://datasheet.mmic.net.cn/Exar-Corporation/XRT94L43IB-F_datasheet_100164/XRT94L43IB-F_152.png)
XRT94L43
146
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER
U25
PBLAST_L
I
TTL
Last Burst Transfer Indicator input Pin:
If the Microprocessor Interface is operating in the Intel-I960 Mode, then this
input pin is used to indicate (to the Microprocessor Interface block) that the
current data transfer is the last data transfer within the current burst opera-
tion.
The Microprocessor should assert this input pin (by toggling it "Low") in
order to denote that the current READ or WRITE operation (within a
BURST operation) is the last operation of this BURST operation.
AC26
PINT_L
O
CMOS
Interrupt Request Output:
This open-drain, active-low output signal will be asserted when the Mapper/
Framer device is requesting interrupt service from the Microprocessor. This
output pin should typically be connected to the Interrupt Request input of
the Microprocessor.
L24
RESET_L
I
TTL
Reset Input:
When this active-Low signal is asserted, the XRT94L43 will be asynchro-
nously reset. When this occurs, all outputs will be tri-stated and all on-chip
registers will be reset to their default values.
SONET/SDH SERIAL LINE INTERFACE PINS
PIN #
SIGNAL NAME
I/O
SIGNAL
TYPE
DESCRIPTION
M5
RXL_CLKL_P
I
LVPECL
Receive STS-12/STM-4 Clock - Positive Polarity PECL Input:
This input pin, along with RXL_CLKL_N functions as the Recov-
ered Clock Input, from a System back-plane or an Optical Trans-
ceiver. The Receive STS-12/STM-4 Interface Block will sample the
data, applied at the RXLDATA_P/RXLDATA_N input pins, upon the
rising edge of this signal.
NOTE: For APS (Automatic Protection Switching) purposes, this
input pin, along with RXL_CLKL_N functions as the
Primary Receive Clock Input port.
L5
RXL_CLKL_N
I
LVPECL
Receive STS-12/STM-4 Clock - Negative Polarity PECL Input:
This input pin, along with RXL_CLKL_P functions as the Recov-
ered Clock Input, from a System back-plane or an Optical Trans-
ceiver. The Receiver STS-12/STM-4 Interface Block will sample
the data applied at the RXLDATA_P/RXLDATA_N input pins, upon
the falling edge of this signal.
NOTE: For APS (Automatic Protection Switching) purposes, this
input pin, along with RXL_CLKL_P functions as the
Primary Receive Clock Input Port.
MICROPROCESSOR INTERFACE
PIN #SIGNAL NAME
I/O
SIGNAL
TYPE
DESCRIPTION