參數(shù)資料
型號(hào)： XQ4062XL-3PQ228N
廠商： Xilinx, Inc.
英文描述： QML High-Reliability FPGAs
中文描述： QML第高可靠性的FPGA
文件頁(yè)數(shù)： 16/22頁(yè)
文件大?。?/td> 162K
代理商： XQ4062XL-3PQ228N
QPRO XQ4000XL Series QML High-Reliability FPGAs
16
www.xilinx.com
1-800-255-7778
DS029 (v1.3) June 25, 2000
Product Specification
R
XQ4000XL IOB Input Switching Characteristic Guidelines
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Internal timing parameters are
derived from measuring internal test patterns. Listed below
are representative values. For more specific, more precise,
and worst-case guaranteed data, use the values reported
by the static timing analyzer (TRCE in the Xilinx Develop-
ment System) and back-annotated to the simulation netlist.
These path delays, provided as a guideline, have been
extracted from the static timing analyzer report. All timing
parameters assume worst-case operating conditions (sup-
ply voltage and junction temperature)
.
Symbol
Description
Device
-3
-1
Units
Min
Max
Min
Max
Clocks
T
ECIK
T
OKIK
Clock enable (EC) to clock (IK)
All devices
0.1
-
0.1
-
ns
Delay from FCL enable (OK) active edge to IFF
clock (IK) active edge
All devices
2.2
-
1.6
-
ns
Setup Times
T
PICK
T
PICKF
Pad to clock (IK), no delay
All devices
1.7
-
1.3
-
ns
Pad to clock (IK), via transparent fast capture latch,
no delay
All devices
2.3
-
1.8
-
ns
T
POCK
Hold Times
Pad to fast capture latch enable (OK), no delay
All devices
1.2
-
0.9
-
ns
All Hold Times
All devices
0
-
0
-
ns
Global Set/Reset
T
MRW
T
RRI
Minimum GSR pulse width
Delay from GSR input to any Q
(2)
All devices
-
19.8
-
15.0
ns
XQ4013XL
-
15.9
-
-
ns
XQ4036XL
-
22.5
-
-
ns
XQ4062XL
-
29.1
-
-
ns
XQ4085XL
-
-
-
26.0
ns
Propagation Delays
T
PID
T
PLI
T
PFLI
Pad to I1, I2
All devices
-
1.6
-
1.7
ns
Pad to I1, I2 via transparent input latch, no delay
All devices
-
3.1
-
2.4
ns
Pad to I1, I2 via transparent FCL and input latch, no
delay
All devices
-
3.7
-
2.8
ns
T
IKRI
T
IKLI
T
OKLI
Clock (IK) to I1, I2 (flip-flop)
All devices
-
1.7
-
1.3
ns
Clock (IK) to I1, I2 (latch enable, active Low)
All devices
-
1.8
-
1.4
ns
FCL enable (OK) active edge to I1, I2
(via transparent standard input latch)
All devices
-
3.6
-
2.7
ns
Notes:
1.
2.
IFF = Input Flip-Flop or Latch, FCL = Fast Capture Latch
Indicates Minimum Amount of Time to Assure Valid Data.
相關(guān)PDF資料
PDF描述
XQ4062XL-3PQ240M QML High-Reliability FPGAs
XQ4062XL-3PQ240N QML High-Reliability FPGAs
XQ4062XL-3PQ432M QML High-Reliability FPGAs
XQ4062XL-3PQ432N QML High-Reliability FPGAs
XQ4062XL-3PQ475M QML High-Reliability FPGAs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XQ4062XL-3PQ240M 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs
XQ4062XL-3PQ240N 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs
XQ4062XL-3PQ432M 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs
XQ4062XL-3PQ432N 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs
XQ4062XL-3PQ475M 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*