- 您現在的位置：買賣IC網 > PDF目錄375052 > XQ4062XL-3PG432N (Xilinx, Inc.) QML High-Reliability FPGAs PDF資料下載
參數資料
| 型號： | XQ4062XL-3PG432N |
| 廠商： | Xilinx, Inc. |
| 英文描述： | QML High-Reliability FPGAs |
| 中文描述： | QML第高可靠性的FPGA |
| 文件頁數： | 5/22頁 |
| 文件大小： | 162K |
| 代理商： | XQ4062XL-3PG432N |
QPRO XQ4000XL Series QML High-Reliability FPGAs
DS029 (v1.3) June 25, 2000
Product Specification
www.xilinx.com
1-800-255-7778
5
R
XQ4000XL AC Switching Characteristic
Testing of the switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Internal timing parameters are
derived from measuring internal test patterns. Listed below
are representative values where one global clock input
drives one vertical clock line in each accessible column, and
where all accessible IOB and CLB flip-flops are clocked by
the global clock net.
When fewer vertical clock lines are connected, the clock dis-
tribution is faster; when multiple clock lines per column are
driven from the same global clock, the delay is longer. For
more specific, more precise, and worst-case guaranteed
data, reflecting the actual routing structure, use the values
provided by the static timing analyzer (TRCE in the Xilinx
Development System) and back-annotated to the simulation
netlist. These path delays, provided as a guideline, have
been extracted from the static timing analyzer report. All
timing parameters assume worst-case operating conditions
(supply voltage and junction temperature)
Global Buffer Switching Characteristics
Global Early BUFGEs 1, 2, 5, and 6 to IOB Clock Characteristics
Global Early BUFGEs 3, 4, 7, and 8 to IOB Clock Characteristics
Symbol
Description
Device
All
Min
-3
-1
Units
Max
Max
T
GLS
Delay from pad through Global Low Skew buffer, to any
clock K
XQ4013XL
0.6
3.6
-
ns
XQ4036XL
1.1
4.8
-
ns
XQ4062XL
1.4
6.3
-
ns
XQ4085XL
1.6
-
5.7
ns
Symbol
Description
Device
All
Min
-3
-1
Units
Max
Max
T
GE
Delay from pad through Global Early buffer, to any IOB
clock. Values are for BUFGEs 1, 2, 5 and 6.
XQ4013XL
0.4
2.4
-
ns
XQ4036XL
0.3
3.1
-
ns
XQ4062XL
0.3
4.9
-
ns
XQ4085XL
0.4
-
4.7
ns
Symbol
Description
Device
All
Min
-3
-1
Units
Max
Max
T
GE
Delay from pad through Global Early buffer, to any IOB
clock. Values are for BUFGEs 3, 4, 7 and 8.
XQ4013XL
0.7
2.4
-
ns
XQ4036XL
0.9
4.7
-
ns
XQ4062XL
1.2
5.9
-
ns
XQ4085XL
1.3
-
5.5
ns
相關PDF資料 |
PDF描述 |
|---|---|
| XQ4062XL-3PG475N | QML High-Reliability FPGAs |
| XQ4062XL-3PQ228M | QML High-Reliability FPGAs |
| XQ4062XL-3PQ228N | QML High-Reliability FPGAs |
| XQ4062XL-3PQ240M | QML High-Reliability FPGAs |
| XQ4062XL-3PQ240N | QML High-Reliability FPGAs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XQ4062XL-3PG475M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| XQ4062XL-3PG475N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4062XL-3PQ228M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4062XL-3PQ228N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4062XL-3PQ240M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
發(fā)布緊急采購，3分鐘左右您將得到回復。