- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375049 > XQ4028EX-3CB196N (Xilinx, Inc.) QML High-Reliability FPGAs PDF資料下載
參數(shù)資料
| 型號(hào)： | XQ4028EX-3CB196N |
| 廠商： | Xilinx, Inc. |
| 英文描述： | QML High-Reliability FPGAs |
| 中文描述： | QML第高可靠性的FPGA |
| 文件頁數(shù)： | 17/36頁 |
| 文件大?。?/td> | 285K |
| 代理商： | XQ4028EX-3CB196N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
QPRO XQ4000E/EX QML High-Reliability FPGAs
DS021 (v2.2) June 25, 2000
Product Specification
www.xilinx.com
1-800-255-7778
17
R
XC4000E Boundary Scan (JTAG) Switching Characteristic Guidelines
Testing of the switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Internal timing parameters are not
measured directly. They are derived from benchmark timing
patterns that are taken at device introduction, prior to any
process improvements. For more detailed, more precise,
and more up-to-date information, use the values provided
by the XACT timing calculator and used in the simulator.
These values can be printed in tabular format by running
LCA2XNF-S.
The following guidelines reflect worst-case values over the
recommended operating conditions. They are expressed in
units of nanoseconds and apply to all XC4000E devices
unless otherwise noted.
-3
-4
Units
Symbol
Description
Min
Max
Min
Max
Setup Times
T
TDITCK
T
TMSTCK
Hold Times
Input (TDI) to clock (TCK)
30.0
30.0
ns
Input (TMS) to clock (TCK)
15.0
15.0
ns
T
TCKTDI
T
TCKTMS
Propagation Delay
Input (TDI) to clock (TCK)
0
0
ns
Input (TMS) to clock (TCK)
0
0
ns
T
TCKPO
Clock (TCK) to pad (TDO)
30.0
30.0
ns
Clock
T
TCKH
T
TCKL
F
MAX
Clock (TCK) High
5.0
5.0
ns
Clock (TCK) Low
5.0
5.0
ns
Frequency
15.0
15.0
MHz
Notes:
1.
2.
Input setup and hold times and clock-to-pad times are specified with respect to external signal pins.
Output timing is measured at pin threshold, with 50pF external capacitive loads (incl. test fixture). Slew-rate limited output rise/fall
times are approximately two times longer than fast output rise/fall times. For the effect of capacitive loads on ground bounce, see the
“
Additional XC4000 Data
”
section of the Programmable Logic Data Book.
Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up
(default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.
3.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XQ4028EX-3HQ191M | QML High-Reliability FPGAs |
| XQ4028EX-3HQ191N | QML High-Reliability FPGAs |
| XQ4028EX-3HQ196M | QML High-Reliability FPGAs |
| XQ4028EX-3HQ196N | QML High-Reliability FPGAs |
| XQ4028EX-3PG191M | QML High-Reliability FPGAs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XQ4028EX-3HQ191M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4028EX-3HQ191N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4028EX-3HQ196M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4028EX-3HQ196N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4028EX-3PG191M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。