- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375053 > XQ4013XL-3CB432N (Xilinx, Inc.) QML High-Reliability FPGAs PDF資料下載
參數(shù)資料
| 型號(hào)： | XQ4013XL-3CB432N |
| 廠商： | Xilinx, Inc. |
| 英文描述： | QML High-Reliability FPGAs |
| 中文描述： | QML第高可靠性的FPGA |
| 文件頁數(shù)： | 8/22頁 |
| 文件大小： | 162K |
| 代理商： | XQ4013XL-3CB432N |
QPRO XQ4000XL Series QML High-Reliability FPGAs
8
www.xilinx.com
1-800-255-7778
DS029 (v1.3) June 25, 2000
Product Specification
R
XQ4000XL RAM Synchronous (Edge-Triggered) Write Operation Guidelines
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Internal timing parameters are
derived from measuring internal test patterns. Listed below
are representative values. For more specific, more precise,
and worst-case guaranteed data, use the values reported
by the static timing analyzer (TRCE in the Xilinx Develop-
ment System) and back-annotated to the simulation netlist.
All timing parameters assume worst-case operating condi-
tions (supply voltage and junction temperature). Values
apply to all XQ4000XL devices and are expressed in nano-
seconds unless otherwise noted.
Single-Port RAM Synchronous (Edge-Triggered) Write Operation Characteristics
Symbol
Single Port RAM
Size
-3
-1
Units
Min
Max
Min
Max
Write Operation
T
WCS
T
WCTS
T
WPS
T
WPTS
T
ASS
T
ASTS
T
AHS
T
AHTS
T
DSS
T
DSTS
T
DHS
T
DHTS
T
WSS
T
WSTS
T
WHS
T
WHTS
T
WOS
T
WOTS
Read Operation
Address write cycle time (clock K period)
16x2
9.0
-
7.7
-
ns
32x1
9.0
-
7.7
-
ns
Clock K pulse width (active edge)
16x2
4.5
-
3.9
-
ns
32x1
4.5
-
3.9
-
ns
Address setup time before clock K
16x2
2.2
-
1.7
-
ns
32x1
2.2
-
1.7
-
ns
Address hold time after clock K
16x2
0
-
0
-
ns
32x1
0
-
0
-
ns
D
IN
setup time before clock K
16x2
2.0
-
1.7
-
ns
32x1
2.5
-
2.1
-
ns
D
IN
hold time after clock K
16x2
0
-
0
-
ns
32x1
0
-
0
-
ns
WE setup time before clock K
16x2
2.0
-
1.6
-
ns
32x1
1.8
-
1.5
-
ns
WE hold time after clock K
16x2
0
-
0
-
ns
32x1
0
-
0
-
ns
Data valid after clock K
16x2
-
6.8
-
5.8
ns
32x1
-
8.1
-
6.9
ns
T
RC
T
RCT
T
ILO
T
IHO
T
ICK
T
IHCK
Address read cycle time
16x2
4.5
-
2.6
-
ns
32x1
6.5
-
3.8
-
ns
Data valid after address change (no Write Enable)
16x2
-
1.6
-
1.3
ns
32x1
-
2.7
-
2.2
ns
Address setup time before clock K
16x2
1.1
-
0.9
-
ns
32x1
2.2
-
1.7
-
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XQ4013XL-3CB475M | QML High-Reliability FPGAs |
| XQ4036XL-1CB228M | QML High-Reliability FPGAs |
| XQ4036XL-1CB228N | QML High-Reliability FPGAs |
| XQ4036XL-1CB240M | QML High-Reliability FPGAs |
| XQ4036XL-1CB240N | QML High-Reliability FPGAs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XQ4013XL-3CB475M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013XL-3CB475N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013XL-3HQ228M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013XL-3HQ228N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4013XL-3HQ240M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。