參數(shù)資料
型號: XQ2V1000-4BG575N
廠商: XILINX INC
元件分類: FPGA
英文描述: QPro Virtex-II 1.5V Military QML Platform FPGAs
中文描述: FPGA, 1280 CLBS, 1000000 GATES, 650 MHz, PBGA575
封裝: 1.27 MM PITCH, MS-034BAN-1, BGA-575
文件頁數(shù): 3/128頁
文件大?。?/td> 2738K
代理商: XQ2V1000-4BG575N
QPro Virtex-II 1.5V Military QML Platform FPGAs
DS122 (v1.1) January 7, 2004
Product Specification
www.xilinx.com
1-800-255-7778
3
R
The internal configurable logic includes four major elements
organized in a regular array:
Configurable Logic Blocks (CLBs) provide functional
elements for combinatorial and synchronous logic,
including basic storage elements. BUFTs (3-state
buffers) associated with each CLB element drive
dedicated segmentable horizontal routing resources.
Block SelectRAM memory modules provide large
18 Kbit storage elements of dual-port RAM.
Multiplier blocks are 18-bit x 18-bit dedicated
multipliers.
DCM (Digital Clock Manager) blocks provide
self-calibrating, fully digital solutions for clock
distribution delay compensation, clock multiplication
and division, coarse- and fine-grained clock phase
shifting.
A new generation of programmable routing resources called
Active Interconnect Technology interconnects all of these
elements. The general routing matrix (GRM) is an array of
routing switches. Each programmable element is tied to a
switch matrix, allowing multiple connections to the general
routing matrix. The overall programmable interconnection is
hierarchical and designed to support high-speed designs.
All programmable elements, including the
resources, are controlled by values stored in static memory
cells. These values are loaded in the memory cells during
configuration and can be reloaded to change the functions
of the programmable elements.
routing
Virtex-II Features
This section briefly describes Virtex-II features.
Input/Output Blocks (IOBs)
IOBs are programmable and can be categorized as follows:
Input block with an optional single-data-rate or
double-data-rate (DDR) register
Output block with an optional single-data-rate or DDR
register, and an optional 3-state buffer, to be driven
directly or through a single or DDR register
Bidirectional block (any combination of input and output
configurations)
These registers are either edge-triggered D-type flip-flops
or level-sensitive latches.
IOBs support the following single-ended I/O standards:
LVTTL, LVCMOS (3.3V, 2.5V, 1.8V, and 1.5V)
PCI compatible (33 MHz) at 3.3V
CardBus compliant (33 MHz) at 3.3V
GTL and GTLP
HSTL (Class I, II, III, and IV)
SSTL (3.3V and 2.5V, Class I and II)
AGP-2X
The digitally controlled impedance (DCI) I/O feature auto-
matically provides on-chip termination for each I/O element.
The IOB elements also support the following differential sig-
naling I/O standards:
LVDS
BLVDS (Bus LVDS)
ULVDS
LDT
LVPECL
Two adjacent pads are used for each differential pair. Two or
four IOB blocks connect to one switch matrix to access the
routing resources.
Figure 1:
Virtex-II
Architecture Overview
Global Clock Mux
DCM
DCM
IOB
CLB
Programmable I/Os
Block SelectRAM
Multiplier
Configurable Logic
DS031_28_100900
ds122_1_1.fm Page 3 Wednesday, January 7, 2004 9:15 PM
相關(guān)PDF資料
PDF描述
XQ2V1000-4BG728M QPro Virtex-II 1.5V Military QML Platform FPGAs
XQ2V1000-4BG728N QPro Virtex-II 1.5V Military QML Platform FPGAs
XQ2V1000-4CF1144M QPro Virtex-II 1.5V Military QML Platform FPGAs
XQ2V1000-4CF1144N QPro Virtex-II 1.5V Military QML Platform FPGAs
XQ2V1000-4CG717M QPro Virtex-II 1.5V Military QML Platform FPGAs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XQ2V1000-4BG728M 制造商:XILINX 制造商全稱:XILINX 功能描述:QPro Virtex-II 1.5V Military QML Platform FPGAs
XQ2V1000-4BG728N 制造商:XILINX 制造商全稱:XILINX 功能描述:QPro Virtex-II 1.5V Military QML Platform FPGAs
XQ2V1000-4CF1144M 制造商:XILINX 制造商全稱:XILINX 功能描述:QPro Virtex-II 1.5V Military QML Platform FPGAs
XQ2V1000-4CF1144N 制造商:XILINX 制造商全稱:XILINX 功能描述:QPro Virtex-II 1.5V Military QML Platform FPGAs
XQ2V1000-4CG717M 制造商:XILINX 制造商全稱:XILINX 功能描述:QPro Virtex-II 1.5V Military QML Platform FPGAs