參數(shù)資料
型號(hào)： XPGA
廠商： Lattice Semiconductor Corporation
英文描述： The ispXPGA architecture
中文描述： 在ispXPGA架構(gòu)
文件頁(yè)數(shù)： 10/89頁(yè)
文件大?。?/td> 941K
代理商： XPGA
Lattice Semiconductor
ispXPGA Family Data Sheet
10
Figure 10. ispXPGA PIC
Programmable Input/Output
The PIO is the building block of a PIC. The PIO has a total of 11 inputs and
fi
ve outputs. Nine of the 11 inputs are
generated from routing. The inputs from routing are the PIO Input (IN), Feed-Thru (FT), Clock (CLK), Input Clock
Enable (ICE), Input Set/Reset (ISR), Output Clock Enable (OCEN), Output Set/Reset (OSR), PIO Output Enable
(OEN), and PIO Input Enable (IEN). The remaining inputs are the sysIO input buffer signal and the Global Set/
Reset signal. Three of the
fi
ve outputs (OUT0, OUT1, and OE) feed routing. The last two outputs feed the sysIO
buffer directly as the output and output enable of the sysIO output buffer.
PIOs associated with sysHSI blocks contain two additional inputs and outputs to support the sysHSI block. The two
inputs come from the sysHSI block associated with the PIO, and the two outputs feed the sysHSI block. One of the
inputs routes directly through the PIO to routing, while the other is multiplexed with the Feed-Thru, register bypass,
and Q output of the register to form the OUT1 output of the PIO. The outputs to the sysHSI block are the same sig-
nals as the outputs which feed the sysIO buffers (sysIO Output and sysIO Output Enable).
Each PIO has an input register, an output register, and an output enable register as shown in Figure 11. The input
register path of the PIO has a ‘delay’ option, which slows the data-
fl
ow. A two-input OR function of the Global Set/
Reset (GSR) and Set/Reset (ISR or OSR) signals creates the set/reset term for the respective registers. Each PIO
has two pairs of set/reset and clock enable signals. One is exclusive to the input register, whereas the other is com-
mon for both the output and output enable registers. The clock (CLK) is common to all registers in a PIO, and the
polarity of the clock is controllable. The input, output, and the output enable registers can be con
fi
gured as a latch
or D-type
fl
ip-
fl
op. Each PIO is capable of generating an output enable signal, which in turn becomes a PIC output.
PIC
PIO0
PIO1
OE1 OE0
sysIO
9
2
2
To routing
Only for PICs
associated with
sysHSI blocks
Only for PICs
associated with
sysHSI blocks
To routing
To routing
To routing
From routing
From routing
GSR
sysIO
From sysHSI block
To sysHSI block
2
2
9
From sysHSI block
To sysHSI block
2
2
相關(guān)PDF資料
PDF描述
XPLA3 CPLD
XPS16550 PLB v4.6 based PLB interface
XQ1701LCC44V QPro Series Configuration PROMs (XQ) including Radiation-Hardened Series (XQR)
XQ1701LSO20M QPro Series Configuration PROMs (XQ) including Radiation-Hardened Series (XQR)
XQ1701LSO20N QPro Series Configuration PROMs (XQ) including Radiation-Hardened Series (XQR)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XPGBWT-01-0000-00DC4 制造商:CREE 制造商全稱(chēng):Cree, Inc 功能描述:Cree?? XLamp?? XP Family LEDs
XPGBWT-01-0000-00DC5 功能描述:大功率LED - 白色 White, 107lm RoHS:否 制造商:Cree, Inc. 照明顏色:Cool White 顏色溫度:5000 K 光通量:280 lm 顯示角:125 deg 正向電流:700 mA 正向電壓:2.9 V 安裝風(fēng)格:SMD/SMT 系列:XMLBWW 封裝:Reel
XPGBWT-01-0000-00DC6 功能描述:大功率LED - 白色 White, 107lm RoHS:否 制造商:Cree, Inc. 照明顏色:Cool White 顏色溫度:5000 K 光通量:280 lm 顯示角:125 deg 正向電流:700 mA 正向電壓:2.9 V 安裝風(fēng)格:SMD/SMT 系列:XMLBWW 封裝:Reel
XPGBWT-01-0000-00DD4 制造商:CREE 制造商全稱(chēng):Cree, Inc 功能描述:Cree?? XLamp?? XP Family LEDs
XPGBWT-01-0000-00DD5 功能描述:大功率LED - 白色 White, 107lm RoHS:否 制造商:Cree, Inc. 照明顏色:Cool White 顏色溫度:5000 K 光通量:280 lm 顯示角:125 deg 正向電流:700 mA 正向電壓:2.9 V 安裝風(fēng)格:SMD/SMT 系列:XMLBWW 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*