- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375033 > XCV812E-8FG404C (Xilinx, Inc.) Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays PDF資料下載
參數(shù)資料
| 型號： | XCV812E-8FG404C |
| 廠商： | Xilinx, Inc. |
| 英文描述： | Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
| 中文描述： | 的Virtex娥內存擴展1.8伏現(xiàn)場可編程門陣列 |
| 文件頁數(shù)： | 73/116頁 |
| 文件大?。?/td> | 1087K |
| 代理商： | XCV812E-8FG404C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
DS025-3 (v2.2) July 17, 2002
www.xilinx.com
1-800-255-7778
Module 3 of 4
19
R
DLL Clock Tolerance, Jitter, and Phase Information
All DLL output jitter and phase specifications determined through statistical measurement at the package pins using a clock
mirror configuration and matched drivers.
CLKDLLHF
CLKDLL
Units
Description
Symbol
F
CLKIN
Min
Max
Min
Max
Input Clock Period Tolerance
T
IPTOL
-
1.0
-
1.0
ns
Input Clock Jitter Tolerance (Cycle to Cycle)
T
IJITCC
-
±
150
-
±
300
ps
Time Required for DLL to Acquire Lock
(6)
T
LOCK
> 60 MHz
-
20
-
20
μ
s
50 - 60 MHz
-
-
-
25
μ
s
40 - 50 MHz
-
-
-
50
μ
s
30 - 40 MHz
-
-
-
90
μ
s
25 - 30 MHz
-
-
-
120
μ
s
Output Jitter (cycle-to-cycle) for any DLL Clock Output
(1)
T
OJITCC
±
60
±
60
ps
Phase Offset between CLKIN and CLKO
(2)
T
PHIO
±
100
±
100
ps
Phase Offset between Clock Outputs on the DLL
(3)
T
PHOO
±
140
±
140
ps
Maximum Phase Difference between CLKIN and CLKO
(4)
T
PHIOM
±
160
±
160
ps
Maximum Phase Difference between Clock Outputs on the DLL
(5)
T
PHOOM
±
200
±
200
ps
Notes:
1.
Output Jitter
is cycle-to-cycle jitter measured on the DLL output clock and is based on a maximum tap delay resolution,
excluding
input clock jitter.
Phase Offset between CLKIN and CLKO
is the worst-case fixed time difference between rising edges of CLKIN and CLKO,
excluding
Output Jitter and input clock jitter.
Phase Offset between Clock Outputs on the DLL
is the worst-case fixed time difference between rising edges of any two DLL
outputs,
excluding
Output Jitter and input clock jitter.
Maximum Phase Difference between CLKIN an CLKO
is the sum of Output Jitter and Phase Offset between CLKIN and CLKO,
or the greatest difference between CLKIN and CLKO rising edges due to DLL alone (
excluding
input clock jitter).
Maximum Phase DIfference between Clock Outputs on the DLL
is the sum of Output JItter and Phase Offset between any DLL
clock outputs, or the greatest difference between any two DLL output rising edges sue to DLL alone (
excluding
input clock jitter).
Add 30% to the value for Industrial grade parts.
2.
3.
4.
5.
6.
相關PDF資料 |
PDF描述 |
|---|---|
| XCV812E-8FG404I | Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
| XCV812E-8FG556C | Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
| XCV812E-8FG556I | Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
| XCV812E-8FG560C | Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
| XCV812E-8FG560I | Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XCV812E-8FG404I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
| XCV812E-8FG556C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
| XCV812E-8FG556I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
| XCV812E-8FG560C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
| XCV812E-8FG560I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays |
發(fā)布緊急采購，3分鐘左右您將得到回復。