參數(shù)資料
型號： XCV812E-8BG676I
廠商： Xilinx, Inc.
英文描述： Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
中文描述： 的Virtex娥內存擴展1.8伏現(xiàn)場可編程門陣列
文件頁數(shù)： 5/116頁
文件大小： 1087K
代理商： XCV812E-8BG676I
DS025-2 (v2.1) July 17, 2002
www.xilinx.com
1-800-255-7778
Module 2 of 4
1
2000-2002 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm
.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
Architectural Description
Virtex-E Array
The Virtex-E user-programmable gate array (see
Figure 1
)
comprises two major configurable elements: configurable
logic blocks (CLBs) and input/output blocks (IOBs).
CLBs provide the functional elements for constructing
logic.
IOBs provide the interface between the package pins
and the CLBs.
CLBs interconnect through a general routing matrix (GRM).
The GRM comprises an array of routing switches located at
the intersections of horizontal and vertical routing channels.
Each CLB nests into a VersaBlock that also provides local
routing resources to connect the CLB to the GRM.
The VersaRing I/O interface provides additional routing
resources around the periphery of the device. This routing
improves I/O routability and facilitates pin locking.
The Virtex-E architecture also includes the following circuits
that connect to the GRM:
Dedicated block memories of 4096 bits each
Clock DLLs for clock-distribution delay compensation
and clock domain control
3-State buffers (BUFTs) associated with each CLB that
drive dedicated segmentable horizontal routing resources
Values stored in static memory cells control the configurable
logic elements and interconnect resources. These values
load into the memory cells on power-up, and can reload if
necessary to change the function of the device.
Input/Output Block
The Virtex-E IOB,
Figure 2
, features SelectIO+ inputs and
outputs that support a wide variety of I/O signalling stan-
dards (see
Table 1
).
The three IOB storage elements function either as
edge-triggered D-type flip-flops or as level-sensitive latches.
Each IOB has a clock signal (CLK) shared by the three
flip-flops and independent clock enable signals for each
flip-flop.
0
Virtex-E 1.8 V Extended Memory
Field Programmable Gate Arrays
DS025-2 (v2.1) July 17, 2002
0
0
Production Product Specification
R
Figure 1:
Virtex-E Architecture Overview
DLLDLL
I
I
VersaRing
VersaRing
ds022_001_121099
C
B
B
B
C
C
B
C
DLLDLL
DLLDLL
DLLDLL
Figure 2:
Virtex-E Input/Output Block (IOB)
OBUFT
IBUF
Vref
ds022_02_091300
SR
CLK
ICE
OCE
O
I
IQ
T
TCE
D
CE
Q
SR
D
CE
Q
SR
D
CE
Q
SR
PAD
ProDelay
Weak
相關PDF資料
PDF描述
XCV812E-8BG900C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8BG900I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8FG404C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8FG404I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8FG556C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
相關代理商/技術參數(shù)
參數(shù)描述
XCV812E-8BG900C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8BG900I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8FG404C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8FG404I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8FG556C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*