參數(shù)資料
型號(hào): XCV812E-8BG676I
廠商: Xilinx, Inc.
英文描述: Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
中文描述: 的Virtex娥內(nèi)存擴(kuò)展1.8伏現(xiàn)場(chǎng)可編程門(mén)陣列
文件頁(yè)數(shù): 48/116頁(yè)
文件大?。?/td> 1087K
代理商: XCV812E-8BG676I
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)當(dāng)前第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
Module 2 of 4
44
www.xilinx.com
1-800-255-7778
DS025-2 (v2.1) July 17, 2002
R
LVDS
Depending on whether the device is transmitting an LVDS
signal or receiving an LVDS signal, there are two different
circuits used for LVDS termination. A sample circuit illustrat-
ing a valid termination technique for transmitting LVDS sig-
nals appears in
Figure 54
. A sample circuit illustrating a
valid termination for receiving LVDS signals appears in
Figure 55
.
Table 38
lists DC voltage specifications. Further
information on the specific termination resistor packs shown
can be found on
Table 40
.
LVPECL
Depending on whether the device is transmitting or receiv-
ing an LVPECL signal, two different circuits are used for
LVPECL termination. A sample circuit illustrating a valid ter-
mination technique for transmitting LVPECL signals
appears in
Figure 56
. A sample circuit illustrating a valid ter-
mination for receiving LVPECL signals appears in
Figure 57
.
Table 39
lists DC voltage specifications. Further
information on the specific termination resistor packs shown
can be found on
Table 40
.
Figure 54:
Transmitting LVDS Signal Circuit
Figure 55:
Receiving LVDS Signal Circuit
Table 38:
LVDS Voltage Specifications
Parameter
Min
Typ
Max
V
CCO
V
ICM(2)
V
OCM(1)
V
IDIFF
(1)
V
ODIFF
(1)
V
OH(1)
V
OL(1)
2.375
2.5
2.625
0.2
1.25
2.2
1.125
1.25
1.375
0.1
0.35
-
0.25
0.35
0.45
1.25
-
-
-
-
1.25
Notes:
1.
2.
Measured with a 100
resistor across Q and Q.
Measured with a differential input voltage =
+
/
350 mV.
x133_19_122799
Q
Z0 = 50
Z0 = 50
Q
Virtex-E
FPGA
to LVDS Receiver
to LVDS Receiver
RDIV
R
S
165
R
S
165
2.5V
V
CCO
= 2.5V
LVDS
Output
DATA
Transmit
1/4 of Bourns
Part Number
CAT16-LV4F12
x133_29_122799
Q
Z0 = 50
LVDS_IN
LVDS_IN
Z0 = 50
RT
Q
DATA
Receive
from
LVDS
Driver
VIRTEX-E
FPGA
+
Figure 56:
Transmitting LVPECL Signal Circuit
Figure 57:
Receiving LVPECL Signal Circuit
Table 39:
LVPECL Voltage Specifications
Parameter
Min
Typ
Max
V
CCO
3.0
3.3
3.6
V
REF
-
-
-
V
TT
-
-
-
V
IH
1.49
-
2.72
V
IL
0.86
-
2.125
V
OH
1.8
-
-
V
OL
-
-
1.57
Note: For more detailed information, see
LVPECL DC
Specifications
x133_20_122799
Q
Z0 = 50
LVPECL_OUT
LVPECL_OUT
Z0 = 50
Q
Virtex-E
FPGA
to LVPECL Receiver
to LVPECL Receiver
RDIV
187
R
S
100
R
S
100
3.3V
DATA
Transmit
1/4 of Bourns
Part Number
CAT16-PC4F12
x133_21_122799
Q
Z0 = 50
LVPECL_IN
LVPECL_IN
Z0 = 50
RT
Q
DATA
Receive
from
LVPECL
Driver
VIRTEX-E
FPGA
+
相關(guān)PDF資料
PDF描述
XCV812E-8BG900C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8BG900I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8FG404C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8FG404I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8FG556C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCV812E-8BG900C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8BG900I 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8FG404C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8FG404I 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8FG556C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays