參數(shù)資料
型號(hào): XCV812E-8BG676I
廠商: Xilinx, Inc.
英文描述: Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
中文描述: 的Virtex娥內(nèi)存擴(kuò)展1.8伏現(xiàn)場(chǎng)可編程門陣列
文件頁(yè)數(shù): 44/116頁(yè)
文件大小: 1087K
代理商: XCV812E-8BG676I
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)當(dāng)前第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
Module 2 of 4
40
www.xilinx.com
1-800-255-7778
DS025-2 (v2.1) July 17, 2002
R
HSTL
A sample circuit illustrating a valid termination technique for
HSTL_I appears in
Figure 46
. A sample circuit illustrating a
valid termination technique for HSTL_III appears in
Figure 47
.
A sample circuit illustrating a valid termination technique for
HSTL_IV appears in
Figure 48
.
Figure 46:
Terminated HSTL Class I
Table 25:
HSTL Class I Voltage Specification
Parameter
Min
Typ
Max
V
CCO
1.40
1.50
1.60
V
REF
0.68
0.75
0.90
V
TT
-
V
CCO
×
0.5
-
V
IH
V
REF
+ 0.1
-
-
V
IL
-
-
V
REF
– 0.1
V
OH
V
CCO
– 0.4
-
-
V
OL
0.4
I
OH
at V
OH
(mA)
8
-
-
I
OL
at V
OL
(mA)
8
-
-
Figure 47:
Terminated HSTL Class III
V
REF
= 0.75V
V
TT
= 0.75V
50
V
CCO
= 1.5V
Z = 50
HSTL Class I
x133_10_111699
V
REF
= 0.9V
V
TT
= 1.5V
50
V
CCO
= 1.5V
Z = 50
HSTL Class III
x133_11_111699
Table 26:
HSTL Class III Voltage Specification
Parameter
Min
Typ
Max
V
CCO
V
REF (1)
1.40
1.50
1.60
-
0.90
-
V
TT
-
V
CCO
-
V
IH
V
REF
+ 0.1
-
-
V
IL
-
-
V
REF
– 0.1
V
OH
V
CCO
– 0.4
-
-
V
OL
-
-
0.4
I
OH
at V
OH
(mA)
8
-
-
I
OL
at V
OL
(mA)
Note: Per EIA/JESD8-6, “The value of V
REF
is to be selected
by the user to provide optimum noise margin in the use
conditions specified by the user.”
24
-
-
Figure 48:
Terminated HSTL Class IV
Table 27:
HSTL Class IV Voltage Specification
Parameter
Min
Typ
Max
V
CCO
1.40
1.50
1.60
V
REF
-
0.90
-
V
TT
-
V
CCO
-
V
IH
V
REF
+ 0.1
-
-
V
IL
-
-
V
REF
– 0.1
V
OH
V
CCO
– 0.4
-
-
V
OL
-
-
0.4
I
OH
at V
OH
(mA)
8
-
-
I
OL
at V
OL
(mA)
48
-
-
Note: Per EIA/JESD8-6, “The value of V
REF
is to be selected
by the user to provide optimum noise margin in the use
conditions specified by the user.
50
Z = 50
HSTL Class IV
x133_12_111699
50
V
REF
= 0.9V
V
TT
= 1.5V
V
TT
= 1.5V
V
CCO
= 1.5V
相關(guān)PDF資料
PDF描述
XCV812E-8BG900C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8BG900I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8FG404C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8FG404I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8FG556C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCV812E-8BG900C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8BG900I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8FG404C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8FG404I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8FG556C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays