參數(shù)資料
型號: XCV812E-7FG900C
廠商: XILINX INC
元件分類: FPGA
英文描述: Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
中文描述: FPGA, 4704 CLBS, 254016 GATES, 400 MHz, PBGA900
封裝: PLASTIC, FBGA-900
文件頁數(shù): 4/116頁
文件大?。?/td> 1087K
代理商: XCV812E-7FG900C
Virtex
-E 1.8 V Extended Memory Field Programmable Gate Arrays
R
Module 1 of 4
4
www.xilinx.com
1-800-255-7778
DS025-1 (v1.5) July 17, 2002
Production Product Specification
Revision History
The following table shows the revision history for this document.
Virtex-E Extended Memory Data Sheet
The Virtex-E Extended Memory Data Sheet contains the following modules:
DS025-1, Virtex-E 1.8V Extended Memory FPGAs:
Introduction and Ordering Information (Module 1)
DS025-2, Virtex-E 1.8V Extended Memory FPGAs:
Functional Description (Module 2)
DS025-3, Virtex-E 1.8V Extended Memory FPGAs:
DC and Switching Characteristics (Module 3)
DS025-4, Virtex-E 1.8V Extended Memory FPGAs:
Pinout Tables (Module 4)
Date
Version
Revision
03/23/00
1.0
Initial Xilinx release.
08/01/00
1.1
Accumulated edits and fixes. Upgrade to Preliminary. Preview -8 numbers added.
Reformatted to adhere to corporate documentation style guidelines. Minor changes in
BG560 pin-out table.
In Table 3 (Module 4),
FG676 Fine-Pitch BGA
XCV405E
, the following pins are no
longer labeled as VREF: B7, G16, G26, W26, AF20, AF8, Y1, H1.
Min values added to
Virtex-E Electrical Characteristics
tables.
Updated speed grade -8 numbers in
Virtex-E Electrical Characteristics
tables
(Module 3).
Updated minimums in Table 11 (Module 2), and added notes to Table 12 (Module 2).
Added to note 2 of
Absolute Maximum Ratings
(Module 3).
Changed all minimum hold times to
0.4 for
Global Clock Set-Up and Hold for LVTTL
Standard, with DLL
(Module 3).
Revised maximum T
DLLPW
in -6 speed grade for
DLL Timing Parameters
(Module 3).
In
Table 4
,
FG676 Fine-Pitch BGA
XCV405E
, pin B19 is no longer labeled as VREF,
and pin G16 is now labeled as VREF.
Updated values in
Virtex-E Switching Characteristics
tables.
Converted data sheet to modularized format. See
Virtex-E Extended Memory Data
Sheet
, below.
Data sheet designation upgraded from Preliminary to Production.
09/19/00
1.2
11/20/00
1.3
04/02/01
1.4
07/17/02
1.5
相關(guān)PDF資料
PDF描述
XCV812E-7FG900I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8BG404C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8BG404I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8BG556C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8BG556I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCV812E-7FG900I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8BG404C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8BG404I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8BG556C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-8BG556I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays