參數(shù)資料
型號: XCV812E-7FG404C
廠商: Xilinx, Inc.
英文描述: Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
中文描述: 的Virtex娥內(nèi)存擴(kuò)展1.8伏現(xiàn)場可編程門陣列
文件頁數(shù): 59/116頁
文件大?。?/td> 1087K
代理商: XCV812E-7FG404C
Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
DS025-3 (v2.2) July 17, 2002
www.xilinx.com
1-800-255-7778
Module 3 of 4
5
R
Virtex-E Switching Characteristics
All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed
below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported
by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation net list. All
timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all
Virtex-E devices unless otherwise noted.
IOB Input Switching Characteristics
Input delays associated with the pad are specified for LVTTL levels. For other standards, adjust the delays with the values
shown in
‘‘IOB Input Switching Characteristics Standard Adjustments’’ on page 6
.
Speed Grade
(2)
Units
Description
(1)
Symbol
Device
Min
-8
-7
-6
Propagation Delays
Pad to I output, no delay
T
IOPI
All
0.43
0.8
0.8
0.8
ns, max
Pad to I output, with delay
T
IOPID
XCV405E
0.51
1.0
1.0
1.0
ns, max
XCV812E
0.55
1.1
1.1
1.1
ns, max
Propagation Delays
Pad to output IQ via transparent latch,
no delay
T
IOPLI
All
0.75
1.4
1.5
1.6
ns, max
Pad to output IQ via transparent latch,
with delay
T
IOPLID
XCV405E
1.55
3.5
3.6
3.7
ns, max
XCV812E
1.55
3.5
3.6
3.7
ns, max
Clock CLK to output IQ
T
IOCKIQ
All
0.18
0.4
0.7
0.7
ns, max
Setup and Hold Times with respect to Clock at IOB Input Register
Pad, no delay
T
IOPICK
/
T
IOICKP
All
0.69 / 0
1.3 / 0
1.4 / 0
1.5 / 0
ns, min
Pad, with delay
T
IOPICKD
/
T
IOICKPD
XCV405E
1.49 / 0
3.4 / 0
3.5 / 0
3.5 / 0
ns, min
XCV812E
1.49 / 0
3.4 / 0
3.5 / 0
3.5 / 0
ns, min
ICE input
T
IOICECK
/
T
IOCKICE
T
IOSRCKI
All
0.28 /
0.0
0.55 /
0.01
0.7 /
0.01
0.7 /
0.01
ns, min
SR input (IFF, synchronous)
All
0.38
0.8
0.9
1.0
ns, min
Set/Reset Delays
SR input to IQ (asynchronous)
T
IOSRIQ
T
GSRQ
All
0.54
1.1
1.2
1.4
ns, max
GSR to output IQ
All
3.88
7.6
8.5
9.7
ns, max
Notes:
1.
A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed “best-case”, but
if a “0” is listed, there is no positive hold time.
Input timing i for LVTTL is measured at 1.4 V. For other I/O standards, see
Table 3
.
2.
相關(guān)PDF資料
PDF描述
XCV812E-7FG404I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG556C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG556I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG560C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG560I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCV812E-7FG404I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG556C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG556I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG560C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG560I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays