參數(shù)資料
型號(hào): XCV812E-7BG900I
廠商: Xilinx, Inc.
英文描述: Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
中文描述: 的Virtex娥內(nèi)存擴(kuò)展1.8伏現(xiàn)場(chǎng)可編程門陣列
文件頁(yè)數(shù): 57/116頁(yè)
文件大?。?/td> 1087K
代理商: XCV812E-7BG900I
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)當(dāng)前第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
DS025-3 (v2.2) July 17, 2002
www.xilinx.com
1-800-255-7778
Module 3 of 4
3
R
DC Input and Output Levels
Values for V
IL
and V
IH
are recommended input voltages. Values for I
OL
and I
OH
are guaranteed over the recommended
operating conditions at the V
OL
and V
OH
test points. Only selected standards are tested. These are chosen to ensure that
all standards meet their specifications. The selected standards are tested at minimum V
CCO
with the respective V
OL
and
V
OH
voltage levels shown. Other standards are sample tested.
Input/Output
Standard
V
IL
V
IH
V
OL
V
OH
I
OL
I
OH
V, min
V, max
V, min
V, max
V, Max
V, Min
mA
mA
LVTTL
(1)
– 0.5
0.8
2.0
3.6
0.4
2.4
24
– 24
LVCMOS2
– 0.5
0.7
1.7
2.7
0.4
1.9
12
– 12
LVCMOS18
– 0.5
20% V
CCO
70% V
CCO
1.95
0.4
V
CCO
– 0.4
8
– 8
PCI, 3.3 V
– 0.5
30% V
CCO
50% V
CCO
V
CCO
+ 0.5
10% V
CCO
90% V
CCO
Note 2
Note 2
GTL
– 0.5
V
REF
– 0.05
V
REF
+ 0.05
3.6
0.4
n/a
40
n/a
GTL+
– 0.5
V
REF
– 0.1
V
REF
+ 0.1
3.6
0.6
n/a
36
n/a
HSTL I
(3)
– 0.5
V
REF
– 0.1
V
REF
+ 0.1
3.6
0.4
V
CCO
– 0.4
8
–8
HSTL III
– 0.5
V
REF
– 0.1
V
REF
+ 0.1
3.6
0.4
V
CCO
– 0.4
24
–8
HSTL IV
– 0.5
V
REF
– 0.1
V
REF
+ 0.1
3.6
0.4
V
CCO
– 0.4
48
–8
SSTL3 I
– 0.5
V
REF
– 0.2
V
REF
+ 0.2
3.6
V
REF
– 0.6
V
REF
+ 0.6
8
–8
SSTL3 II
– 0.5
V
REF
– 0.2
V
REF
+ 0.2
3.6
V
REF
– 0.8
V
REF
+ 0.8
16
–16
SSTL2 I
– 0.5
V
REF
– 0.2
V
REF
+ 0.2
3.6
V
REF
– 0.61
V
REF
+ 0.61
7.6
–7.6
SSTL2 II
– 0.5
V
REF
– 0.2
V
REF
+ 0.2
3.6
V
REF
– 0.80
V
REF
+ 0.80
15.2
–15.2
CTT
– 0.5
V
REF
– 0.2
V
REF
+ 0.2
3.6
V
REF
– 0.4
V
REF
+ 0.4
8
–8
AGP
– 0.5
V
REF
– 0.2
V
REF
+ 0.2
3.6
10% V
CCO
90% V
CCO
Note 2
Note 2
Notes:
1.
2.
3.
V
OL
and V
OH
for lower drive currents are sample tested.
Tested according to the relevant specifications.
DC input and output levels for HSTL18 (HSTL I/O standard with V
CCO
of 1.8 V) are provided in an
HSTL white paper
on the Xilinx
website.
相關(guān)PDF資料
PDF描述
XCV812E-7FG404C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG404I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG556C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG556I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG560C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCV812E-7FG404C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG404I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG556C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG556I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG560C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays