參數(shù)資料
型號(hào): XCV812E-7BG900C
廠商: Xilinx, Inc.
英文描述: Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
中文描述: 的Virtex娥內(nèi)存擴(kuò)展1.8伏現(xiàn)場(chǎng)可編程門陣列
文件頁(yè)數(shù): 56/116頁(yè)
文件大?。?/td> 1087K
代理商: XCV812E-7BG900C
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)當(dāng)前第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
Module 3 of 4
2
www.xilinx.com
1-800-255-7778
DS025-3 (v2.2) July 17, 2002
R
Recommended Operating Conditions
DC Characteristics Over Recommended Operating Conditions
Power-On Power Supply Requirements
Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device operation. The actual
current consumed depends on the power-on ramp rate of the power supply. This is the time required to reach the nominal
power supply voltage of the device
1
from 0 V. The fastest suggested ramp rate is 0 V to nominal voltage in 2 ms and the
slowest allowed ramp rate is 0 V to nominal voltage in 50 ms. For more details on power supply requirements, see
xapp158
.
Symbol
Description
Min
Max
Units
V
CCINT
Internal Supply voltage relative to GND, T
J
= 0
°
C to +85
°
C
Internal Supply voltage relative to GND, T
J
= –40
°
C to +100
°
C
Supply voltage relative to GND, T
J
= 0
°
C to +85
°
C
Supply voltage relative to GND, T
J
= –40
°
C to +100
°
C
Input signal transition time
Commercial
1.8 – 5%
1.8 + 5%
V
Industrial
1.8 – 5%
1.8 + 5%
V
V
CCO
Commercial
1.2
3.6
V
Industrial
1.2
3.6
V
T
IN
250
ns
Symbol
Description
(1)
Device
Min
Max
Units
V
DRINT
Data Retention V
CCINT
Voltage
(below which configuration data might be lost)
All
1.5
V
V
DRIO
Data Retention V
CCO
Voltage
(below which configuration data might be lost)
All
1.2
V
I
CCINTQ
Quiescent V
CCINT
supply current
1
XCV405E
400
mA
XCV812E
500
mA
I
CCOQ
Quiescent V
CCO
supply current
1
XCV405E
2
mA
XCV812E
2
mA
I
L
Input or output leakage current
All
–10
+10
μ
A
C
IN
I
RPU
I
RPD
Input capacitance (sample tested)
BGA, PQ, HQ, packages
All
8
pF
Pad pull-up (when selected) @ V
in
= 0 V, V
CCO
= 3.3 V (sample tested)
Pad pull-down (when selected) @ V
in
= 3.6 V (sample tested)
All
Note 2
0.25
mA
Note 2
0.25
mA
Notes:
1.
2.
With no output current loads, no active input pull-up resistors, all I/O pins 3-stated and floating.
Internal pull-up and pull-down resistors guarantee valid logic levels at unconnected input pins. These pull-up and pull-down resistors
do not guarantee valid logic levels when input pins are connected to other circuits.
Product (Commercial Grade)
Description
(2)
Current Requirement
(3)
XCV50E - XCV600E
Minimum required current supply
500 mA
XCV812E - XCV2000E
Minimum required current supply
1 A
XCV2600E - XCV3200E
Minimum required current supply
1.2 A
Virtex-E Family, Industrial Grade
Minimum required current supply
2 A
Notes:
1.
Ramp rate used for this specification is from 0 - 1.8 V DC. Peak current occurs on or near the internal power-on reset threshold and
lasts for less than 3 ms.
Devices are guaranteed to initialize properly with the minimum current available from the power supply as noted above.
Larger currents might result if ramp rates are forced to be faster.
2.
3.
相關(guān)PDF資料
PDF描述
XCV812E-7BG900I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG404C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG404I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG556C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG556I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCV812E-7BG900I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG404C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG404I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG556C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7FG556I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays