參數(shù)資料
型號: XCV812E-7BG404C
廠商: Xilinx, Inc.
英文描述: Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
中文描述: 的Virtex娥內(nèi)存擴展1.8伏現(xiàn)場可編程門陣列
文件頁數(shù): 116/116頁
文件大?。?/td> 1087K
代理商: XCV812E-7BG404C
Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
Module 4 of 4
42
www.xilinx.com
1-800-255-7778
DS025-4 (v1.6) July 17, 2002
R
Revision History
The following table shows the revision history for this document.
Virtex-E Extended Memory Data Sheet
The Virtex-E Extended Memory Data Sheet contains the following modules:
DS025-1, Virtex-E 1.8V Extended Memory FPGAs:
Introduction and Ordering Information (Module 1)
DS025-2, Virtex-E 1.8V Extended Memory FPGAs:
Functional Description (Module 2)
DS025-3, Virtex-E 1.8V Extended Memory FPGAs:
DC and Switching Characteristics (Module 3)
DS025-4, Virtex-E 1.8V Extended Memory FPGAs:
Pinout Tables (Module 4)
Date
Version
Revision
03/23/00
1.0
Initial Xilinx release.
08/01/00
1.1
Accumulated edits and fixes. Upgrade to Preliminary. Preview -8 numbers added. Reformatted
to adhere to corporate documentation style guidelines. Minor changes in BG560 pin-out table.
In Table 3 (Module 4),
FG676 Fine-Pitch BGA — XCV405E
, the following pins are no longer
labeled as VREF: B7, G16, G26, W26, AF20, AF8, Y1, H1.
Min values added to
Virtex-E Electrical Characteristics
tables.
Updated speed grade -8 numbers in
Virtex-E Electrical Characteristics
tables (Module 3).
Updated minimums in Table 11 (Module 2), and added notes to Table 12 (Module 2).
Added to note 2 of
Absolute Maximum Ratings
(Module 3).
Changed all minimum hold times to –0.4 for
Global Clock Set-Up and Hold for LVTTL
Standard, with DLL
(Module 3).
Revised maximum T
DLLPW
in -6 speed grade for
DLL Timing Parameters
(Module 3).
In
Table 4
,
FG676 Fine-Pitch BGA — XCV405E
, pin B19 is no longer labeled as VREF, and
pin G16 is now labeled as VREF.
Updated values in
Virtex-E Switching Characteristics
tables.
Converted data sheet to modularized format. See the
Virtex-E Extended Memory Data
Sheet
section.
Changed definition of T31 and T32 pins in
Table 1
for XCV405E and the XCV812E devices.
09/19/00
1.2
11/20/00
1.3
04/02/01
1.4
07/23/01
1.5
07/17/02
1.6
Data sheet designation upgraded from Preliminary to Production.
相關(guān)PDF資料
PDF描述
XCV812E-7BG404I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7BG556C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7BG556I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7BG560C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7BG560I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCV812E-7BG404I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7BG556C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7BG556I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7BG560C 功能描述:IC FPGA 1.8V C-TEMP 560-MBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-E EM 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XCV812E-7BG560I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays