參數(shù)資料
型號: XCV812E-6FG676I
廠商: Xilinx, Inc.
英文描述: Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
中文描述: 的Virtex娥內存擴展1.8伏現(xiàn)場可編程門陣列
文件頁數(shù): 45/116頁
文件大?。?/td> 1087K
代理商: XCV812E-6FG676I
Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
DS025-2 (v2.1) July 17, 2002
www.xilinx.com
1-800-255-7778
Module 2 of 4
41
R
SSTL3_I
A sample circuit illustrating a valid termination technique for
SSTL3_I appears in
Figure 49
. DC voltage specifications
appear in
Table 28
.
SSTL3_II
A sample circuit illustrating a valid termination technique for
SSTL3_II appears in
Figure 50
. DC voltage specifications
appear in
Table 29
.
SSTL2_I
A sample circuit illustrating a valid termination technique for
SSTL2_I appears in
Figure 51
. DC voltage specifications
appear in
Table 30
.
Figure 49:
Terminated SSTL3 Class I
Table 28:
SSTL3_I Voltage Specifications
Parameter
Min
Typ
Max
V
CCO
3.0
3.3
3.6
V
REF
= 0.45
×
V
CCO
1.3
1.5
1.7
V
TT
= V
REF
1.3
1.5
1.7
V
IH
= V
REF
+ 0.2
1.5
1.7
3.9
(1)
V
IL
= V
REF
– 0.2
0.3
(2)
1.3
1.5
V
OH
= V
REF
+ 0.6
1.9
-
-
V
OL
= V
REF
– 0.6
-
-
1.1
I
OH
at V
OH
(mA)
8
-
-
I
OL
at V
OL
(mA)
8
-
-
Notes:
1.
2.
V
IH
maximum is V
CCO
+ 0.3
V
IL
minimum does not conform to the formula
Figure 50:
Terminated SSTL3 Class II
50
Z = 50
SSTL3 Class I
x133_13_111699
25
V
REF
= 1.5V
V
TT
= 1.5V
V
CCO
= 3.3V
50
Z = 50
SSTL3 Class II
x133_14_111699
25
50
V
REF
= 1.5V
V
TT
= 1.5V
V
TT
= 1.5V
V
CCO
= 3.3V
Table 29:
SSTL3_II Voltage Specifications
Parameter
Min
Typ
Max
V
CCO
V
REF
= 0.45
×
V
CCO
V
TT
= V
REF
V
IH
= V
REF
+ 0.2
V
IL
= V
REF
– 0.2
V
OH
= V
REF
+ 0.8
V
OL
= V
REF
– 0.8
I
OH
at V
OH
(mA)
I
OL
at V
OL
(mA)
3.0
3.3
3.6
1.3
1.5
1.7
1.3
1.5
1.7
3.9
(1)
1.5
1.7
0.3
(2)
1.3
1.5
2.1
-
-
-
-
0.9
16
-
-
16
-
-
Notes:
1.
2.
V
IH
maximum is V
CCO
+ 0.3
V
IL
minimum does not conform to the formula
Figure 51:
Terminated SSTL2 Class I
Table 30:
SSTL2_I Voltage Specifications
Parameter
Min
Typ
Max
V
CCO
V
REF
= 0.5
×
V
CCO
V
TT
= V
REF
+ N
(1)
V
IH
= V
REF
+ 0.18
V
IL
= V
REF
– 0.18
V
OH
= V
REF
+ 0.61
V
OL
= V
REF
– 0.61
I
OH
at V
OH
(mA)
I
OL
at V
OL
(mA)
2.3
2.5
2.7
1.15
1.25
1.35
1.11
1.25
1.39
3.0
(2)
1.33
0.3
(3)
1.43
1.07
1.17
1.76
-
-
-
-
0.74
7.6
-
-
7.6
-
-
Notes:
1.
N must be greater than or equal to –0.04 and less than or
equal to 0.04.
V
IH
maximum is V
CCO
+ 0.3.
V
IL
minimum does not conform to the formula.
2.
3.
50
Z = 50
SSTL2 Class I
xap133_15_011000
25
V
REF
= 1.25V
V
TT
= 1.25V
V
CCO
= 2.5V
相關PDF資料
PDF描述
XCV812E-6FG900C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-6FG900I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7BG404C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7BG404I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7BG556C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
相關代理商/技術參數(shù)
參數(shù)描述
XCV812E-6FG900C 功能描述:IC FPGA 1.8V C-TEMP 900-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-E EM 產品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應商設備封裝:120-CPGA(34.55x34.55)
XCV812E-6FG900I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7BG404C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7BG404I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7BG556C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays