參數(shù)資料
型號(hào): XCV812E-6FG676C
廠商: Xilinx, Inc.
英文描述: Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
中文描述: 的Virtex娥內(nèi)存擴(kuò)展1.8伏現(xiàn)場(chǎng)可編程門陣列
文件頁數(shù): 84/116頁
文件大?。?/td> 1087K
代理商: XCV812E-6FG676C
Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
Module 4 of 4
10
www.xilinx.com
1-800-255-7778
DS025-4 (v1.6) July 17, 2002
R
BG560 Differential Pin Pairs
Virtex-E Extended Memory devices have differential pin
pairs that can also provide other functions when not used as
a differential pair. A
in the AO column indicates that the pin
pair can be used as an asynchronous output for all devices
provided in this package.
Pairs with a note number in the AO column are device
dependent. They can have asynchronous outputs if the pin
pair is in the same CLB row and column in the device. Num-
bers in this column refer to footnotes that indicate which
devices have pin pairs that can be asynchronous outputs.
The Other Functions column indicates alternative func-
tion(s) not available when the pair is used as a differential
pair or differential clock.
Table 2:
BG560 Package Differential Pin Pair Summary
XCV405E and XCV812E
Pair
Bank
P
Pin
N
Pin
AO
Other
Functions
Global Differential Clock
3
0
A17
C18
NA
IO LVDS 21
2
1
D17
E17
NA
IO LVDS 21
1
5
AJ17
AM18
NA
IO LVDS 115
0
4
AL17
AM17
NA
IO LVDS 115
IO LVDS
Total Outputs: 183, Asyncronous Outputs: 79
0
0
D29
E28
NA
-
1
0
A31
D28
-
2
0
C29
E27
VREF_0
3
0
D27
B30
1
-
4
0
B29
E26
-
5
0
C27
D26
VREF_0
6
0
A28
E25
NA
-
7
0
C26
D25
1
-
8
0
B26
E24
1
VREF_0
9
0
D24
C25
1
-
10
0
A25
E23
VREF_0
11
0
B24
D23
-
12
0
C23
E22
NA
-
13
0
D22
A23
-
14
0
B22
E21
VREF_0
15
0
C21
D21
1
-
16
0
E20
B21
-
17
0
C20
D20
VREF_0
18
0
E19
B20
NA
-
19
0
C19
D19
1
-
20
0
D18
A19
1
VREF_0
21
1
E17
C18
NA
GCLK LVDS 3/2
22
1
B17
C17
1
-
23
1
D16
B16
1
VREF_1
24
1
C16
E16
1
-
25
1
C15
A15
NA
-
26
1
E15
D15
VREF_1
27
1
D14
C14
-
28
1
E14
A13
1
-
29
1
D13
C13
VREF_1
30
1
E13
C12
-
31
1
D12
A11
NA
-
32
1
C11
B11
-
33
1
D11
B10
VREF_1
34
1
A9
C10
2
-
35
1
D10
C9
1
VREF_1
36
1
B8
A8
1
-
37
1
C8
E10
NA
-
38
1
A6
B7
VREF_1
39
1
D8
C7
-
40
1
B5
A5
2
-
41
1
D7
C6
VREF_1
42
1
B4
A4
-
43
1
E7
C5
NA
-
44
1
A2
D6
CS
45
2
D4
E4
DIN_D0
46
2
F5
B3
2
-
47
2
F4
C1
NA
-
48
2
G5
E3
1
VREF_2
49
2
D2
G4
1
-
Table 2:
BG560 Package Differential Pin Pair Summary
XCV405E and XCV812E
相關(guān)PDF資料
PDF描述
XCV812E-6FG676I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-6FG900C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-6FG900I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7BG404C Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7BG404I Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCV812E-6FG676I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-6FG900C 功能描述:IC FPGA 1.8V C-TEMP 900-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-E EM 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XCV812E-6FG900I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7BG404C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV812E-7BG404I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays