- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375012 > XCR3320 (Xilinx, Inc.) 320 Macrocell SRAM CPLD(320宏單元靜態(tài)RAM復(fù)雜可編程邏輯器件) PDF資料下載
參數(shù)資料
| 型號： | XCR3320 |
| 廠商： | Xilinx, Inc. |
| 英文描述： | 320 Macrocell SRAM CPLD(320宏單元靜態(tài)RAM復(fù)雜可編程邏輯器件) |
| 中文描述： | 320宏單元CPLD實現(xiàn)的SRAM（320宏單元靜態(tài)RAM的復(fù)雜可編程邏輯器件） |
| 文件頁數(shù)： | 6/43頁 |
| 文件大?。?/td> | 392K |
| 代理商： | XCR3320 |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
R
XCR3320: 320 Macrocell SRAM CPLD
DS033 (v1.3) October 9, 2000
www.xilinx.com
1-800-255-7778
6
This product has been discontinued. Please see
for details.Simple Timing Model
Figure 5
shows the XCR3320 timing model. The XCR3320
timing model is very simple compared to the models of
competing architectures. There are three main timing
parameters: the pin-to-pin delay for combinatorial logic
functions (t
PD
), the input pin to register set up time (t
SU
),
and the register clock to valid output time (t
CO
). As the
model shows, timing is only dependent on whether or not
the PLA array is used, and whether or not the logic function
is created within a single Fast Module or uses the GZIA.
The timing starts with a set time for t
PD
and t
SU
through the
PAL array in a Fast Module, and there are fixed delays
added for use of the PLA array or the GZIA. The t
CO
(pin-to-pin) timing specification never changes. For exam-
ple, a combinatorial logic function of four or fewer product
terms constructed from inputs within the same logic block
would have a t
PD
delay of 7.5 ns. If the logic function were
more than four product terms wide, the delay would be t
PD
plus the fixed PLA delay, or 7.5 +1.5 = 9.0 ns. A function
that used the PAL array and inputs from a different Fast
Module would have a propagation delay of t
PD
plus the
fixed GZIA delay, or 7.5 + 2.0 = 9.5 ns.
Figure 5: XCR3320 Timing Module
OUTPUT PIN
INPUT PIN
t
PD_PAL
= COMBINATORIAL PAL
t
PD_PLA
OUTPUT PIN
INPUT PIN
D
Q
REGISTERED
t
SU_PAL
= PAL
t
SU_PLA
REGISTERED
t
CO
Within a Fast Module:
Using the Global ZIA:
OUTPUT PIN
INPUT PIN
t
PD_PAL
= COMBINATORIAL PAL + GZD
t
PD_PLA
OUTPUT PIN
INPUT PIN
D
Q
REGISTERED
t
SU_PAL
= PAL + GZD
t
SU_PLA
REGISTERED
t
CO
SP00591B
GLOBAL CLOCK PIN
GLOBAL CLOCK PIN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCR3384XL-10FG324C | 384 Macrocell CPLD |
| XCR3384XL-10FG324I | 384 Macrocell CPLD |
| XCR3384XL-10FT256C | 384 Macrocell CPLD |
| XCR3384XL-10FT256I | 384 Macrocell CPLD |
| XCR3384XL-10PQ208C | 384 Macrocell CPLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR3320-10TQ144C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| XCR3320-7TQ144C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| XCR3320-8TQ144I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| XCR3384XL | 制造商:XILINX 制造商全稱:XILINX 功能描述:384 Macrocell CPLD |
| XCR3384XL_06 | 制造商:XILINX 制造商全稱:XILINX 功能描述:384 Macrocell CPLD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。