參數(shù)資料
型號: XCR3128A-7VQ100C
廠商: XILINX INC
元件分類: PLD
英文描述: CPLD with Enhanced Clocking
中文描述: EE PLD, 7.5 ns, PQFP100
封裝: PLASTIC, VQFP-100
文件頁數(shù): 6/17頁
文件大小: 268K
代理商: XCR3128A-7VQ100C
R
XCR3128A: 128 Macrocell CPLD with Enhanced Clocking
DS035 (v1.2) August 10, 2000
www.xilinx.com
1-800-255-7778
6
TotalCMOS Design Technique for Fast Zero
Power
Xilinx is the first to offer a TotalCMOS CPLD, both in pro-
cess technology and design technique. Xilinx employs a
cascade of CMOS gates to implement its Sum of Products
instead of the traditional sense amp approach. This CMOS
gate implementation allows Xilinx to offer CPLDs which are
both high-performance and low power, breaking the para-
digm that to have low power, you must have low perfor-
mance. Refer to
and
taken with eight up/down, loadable 16-bit counters at 3.3V,
相關(guān)PDF資料
PDF描述
XCR3128A-7VQ100I CPLD with Enhanced Clocking
XCR3128A-10VQ100C CPLD with Enhanced Clocking
XCR3128A-10VQ100I CPLD with Enhanced Clocking
XCR3128A-10TQ128C CPLD with Enhanced Clocking
XCR3128A-10TQ128I CPLD with Enhanced Clocking
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCR3128A-7VQ100I 制造商:XILINX 制造商全稱:XILINX 功能描述:CPLD with Enhanced Clocking
XCR3128XL 制造商:XILINX 制造商全稱:XILINX 功能描述:XCR3128XL 128 Macrocell CPLD
XCR3128XL-10CS144C 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 3K GATES 128 MCRCLLS 125MHZ 0.35UM 3.3 - Trays 制造商:Xilinx 功能描述:XLXXCR3128XL-10CS144C IC SYSTEM GATE
XCR3128XL-10CS144I 制造商:Xilinx 功能描述:XLXXCR3128XL-10CS144I IC SYSTEM GATE 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 3K GATES 128 MCRCLLS 125MHZ 0.35UM 3.3 - Trays
XCR3128XL-10CS144I-STI 制造商:Xilinx 功能描述: