參數(shù)資料
型號(hào)： XCB56364FU100
廠商： MOTOROLA INC
元件分類： 數(shù)字信號(hào)處理
英文描述： 24-Bit Audio Digital Signal Processor
中文描述： 8-BIT, 100 MHz, OTHER DSP, PQFP100
封裝： PLASTIC, TQFP-100
文件頁數(shù)： 15/162頁
文件大?。?/td> 2405K
代理商： XCB56364FU100
Signal/Connection Descriptions
Enhanced Serial Audio Interface
MOTOROLA
DSP56364 Advance Information
1-11
1.8
ENHANCED SERIAL AUDIO INTERFACE
Table 1-10 Enhanced Serial Audio Interface Signals
Signal
Name
Signal Type
State during
Reset
Signal Description
HCKR
Input or output
GPIO
disconnected
High Frequency Clock for Receiver
—When programmed as an
input, this signal provides a high frequency clock source for the
ESAI receiver as an alternate to the DSP core clock. When pro-
grammed as an output, this signal can serve as a high-frequency
sample clock (e.g., for external digital to analog converters [DACs])
or as an additional system clock.
PC2
Input, output,
or
disconnected
GPIO
disconnected
Port C 2
—When the ESAI is configured as GPIO, this signal is indi-
vidually programmable as input, output, or internally disconnected.
The default state after reset is GPIO disconnected.
This input is 5 V tolerant.
HCKT
Input or output
GPIO
disconnected
High Frequency Clock for Transmitter
—When programmed as
an input, this signal provides a high frequency clock source for the
ESAI transmitter as an alternate to the DSP core clock. When pro-
grammed as an output, this signal can serve as a high frequency
sample clock (e.g., for external DACs) or as an additional system
clock.
PC5
Input, output,
or
disconnected
GPIO
disconnected
Port C 5
—When the ESAI is configured as GPIO, this signal is indi-
vidually programmable as input, output, or internally disconnected.
The default state after reset is GPIO disconnected.
This input is 5 V tolerant.
FSR
Input or output
GPIO
disconnected
Frame Sync for Receiver
—This is the receiver frame sync
input/output signal. In the asynchronous mode (SYN=0), the FSR
pin operates as the frame sync input or output used by all the
enabled receivers. In the synchronous mode (SYN=1), it operates
as either the serial flag 1 pin (TEBE=0), or as the transmitter exter-
nal buffer enable control (TEBE=1, RFSD=1).
When this pin is configured as serial flag pin, its direction is deter-
mined by the RFSD bit in the RCCR register. When configured as
the output flag OF1, this pin will reflect the value of the OF1 bit in
the SAICR register, and the data in the OF1 bit will show up at the
pin synchronized to the frame sync in normal mode or the slot in
network mode. When configured as the input flag IF1, the data
value at the pin will be stored in the IF1 bit in the SAISR register,
synchronized by the frame sync in normal mode or the slot in net-
work mode.
PC1
Input, output,
or
disconnected
GPIO
disconnected
Port C 1
—When the ESAI is configured as GPIO, this signal is indi-
vidually programmable as input, output, or internally disconnected.
The default state after reset is GPIO disconnected.
This input is 5 V tolerant.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
XCB56364PV100 24-Bit Audio Digital Signal Processor
XCCACE-TQ144 System ACE CompactFlash Solution
XCCACE-TQ144I System ACE CompactFlash Solution
XCCACE128-I System ACE CompactFlash Solution
XCCACE256-I System ACE CompactFlash Solution
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCB56364PV100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:24-Bit Audio Digital Signal Processor
XCBC01 制造商:Excelsys Technologies 功能描述:CONF POWER CHASSIS 700W 6 SLOT
XCBMV0502 A 制造商:Lap Electrical Ltd 功能描述:10-100V 2W AMB XENON BCN
XCBMV0502 B 制造商:Lap Electrical Ltd 功能描述:10-100V 2W BLU XENON BCN
XCBMV0502 R 制造商:Lap Electrical Ltd 功能描述:10-100V 2W RED XENON BCN
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*