
Pinout and Signal Descriptions
Advance Information
68HC(9)12D60 — Rev 4.0
61
Pinout and Signal Descriptions
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
Table 3-4. Port Pull-Up, Pull-Down and Reduced Drive Summary
Enable Bit
Reduced Drive Control Bit
Register
(Address)
RDRIV ($000D)
RDRIV ($000D)
Port
Name
Resistive
Input Loads
Pull-up
Pull-up
Register
(Address)
PUCR ($000C)
PUCR ($000C)
Bit Name
Reset
State
Disabled
Disabled
Bit Name
Reset
State
Full drive
Full drive
Port A
Port B
Port E:
PE7,
PE[3:2]
PE[1:0]
PE[6:4]
PUPA
PUPB
RDPA
RDPB
Pull-up
PUCR ($000C)
PUPE
Enabled
RDRIV ($000D)
RDPE
Full drive
Pull-up
None
Pull-up or
Pull-
down
(1)
Pull-up or
Pull-
down
(2)
Pull-up
Pull-up
Pull-up
Pull-up
Pull-up
PUCR ($000C)
—
PUPE
Enabled
—
RDRIV ($000D)
RDPE
Full drive
Port G
PUCR ($000C)
PUPG
Enabled
RDRIV ($000D)
RDPG
Full drive
Port H
PUCR ($000C)
PUPH
Enabled
RDRIV ($000D)
RDPH
Full drive
Port P
PS[1:0]
PS[3:2]
PS[7:4]
Port T
PortCAN[1]:
TxCAN
PortCAN[0]:
RxCAN
Port
CAN[7:2]
Port AD0
Port AD1
PWCONT ($0054) PUPP
PURDS ($00D9)
PURDS ($00D9)
PURDS ($00D9)
TMSK2 ($008D)
Disabled
Disabled
Disabled
Disabled
Disabled
PWCONT ($0054)
PURDS ($00DB)
PURDS ($00DB)
PURDS ($00DB)
TMSK2 ($008D)
RDPP
RDPS0
RDPS1
RDPS2
TDRB
Full drive
Full drive
Full drive
Full drive
Full drive
PUPS0
PUPS1
PUPS2
PUPT
None
—
—
Pull-up
Always enabled
—
Pull-up
PCTLCAN
($013D)
—
—
PUPCAN Disabled
PCTLCAN ($013D) RDPCAN Full drive
None
None
—
—
1. Pull-Up when PGUPD input pin is high, Pull-down when PGUPD input pin is low.
In the 80-pin version, PGUPD is internally tied to VDD, hence PG4 is pulled up.
2. Pull-Up when PHUPD input pin is high, Pull-down when PHUPD input pin is low.
In the 80-pin version, PHUPD is internally tied to VSS, hence PH4 is pulled down.
F
Freescale Semiconductor, Inc.
n
.