- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375001 > XC68341FT16V (Motorola, Inc.) Integrated Processor Users Manual PDF資料下載
參數(shù)資料
| 型號： | XC68341FT16V |
| 廠商： | Motorola, Inc. |
| 英文描述： | Integrated Processor Users Manual |
| 中文描述： | 綜合處理器用戶手冊 |
| 文件頁數(shù)： | 5/21頁 |
| 文件大?。?/td> | 134K |
| 代理商： | XC68341FT16V |
MOTOROLA
MC68341 USER’S MANUAL ADDENDUM
4
6. Additional Notes on CPU Space Address Encoding
On page 3-31, Figure 3-16, the BKPT field for the Breakpoint Acknowledge address encoding is on bits 4-2,
and the T bit is on bit 1. The Interrupt Acknowledge LEVEL field is on bits 3-1.
7. Breakpoints
On page 3-31, the last paragraph implies that either a software breakpoint (BKPT instruction) or hardware
breakpoint can be used to insert an instruction. As noted in the following paragraphs, only a software
breakpoint can be used to insert an instruction on the breakpoint acknowledge cycle.
8. Interrupt Latency
Add to the Interrupt Acknowledge Bus Cycles section on page 3-36: Interrupt latency from IRQx assert to
prefetch of the first instruction in the interrupt handler is about 37 clocks + worst case instruction length in
clocks (using 2-clock memory and autovector termination). From the instruction timing tables, this gives 37+71
(DIVS.L with worst-case <fea>) = 108 clocks worst case interrupt latency time. For applications requiring
shorter interrupt response time the latency can be reduced by using simpler addressing modes and/or avoiding
use of longer instructions (specifically DIVS.L, DIVU.L, MUL.L).
9. Interrupt Hold Time and Spurious Interrupts
Add to the Interrupt Acknowledge Bus Cycles section on page 3-36: Level sensitive interrupts must remain
asserted until the corresponding IACK cycle; otherwise, a spurious interrupt exception may result or the inter-
rupt may be ignored entirely. This is also true for level sensitive external interrupts which are autovectored us-
ing either the AVEC signal or the AVEC register, since the SIM will not respond to an interrupt arbitration cycle
on the IMB if the external interrupt at that level has been removed. External interrupts configured as edge sen-
sitive only have to be held a minimum of 1.5 clocks - see section 4.3.5.8 PROGRAMMABLE INTERRUPT
REGISTER (PIR).
Note that the level 7 interrupt is also level sensitive, and must be held until a level 7 IACK begins. The level 7
interrupt is unique in that it cannot be masked - another level 7 interrupt exception can be created after the
IACK cycle by negating IRQ7 and reasserting, even though the interrupt mask level in the SR is now set to
level 7.
10. Typos in IACK Cycle Timing Waveforms
On page 3-38, Figure 3-21, the text “VECTOR FROM 16-BIT PORT” should be on D7-D0, and “VECTOR
FROM 8-BIT PORT” should be on D15-D8. The responding device returns the vector number on the least sig-
nificant byte of the data port.
11. Additional Note on Internal Autovector Operation
Add to the Autovector Interrupt Acknowledge Cycle section on page 3-38: If an external interrupt level is
autovectored either by the AVEC register programming or the external AVEC signal, an external IACK will be
started and terminated internally. The interrupting device should not respond to this IACK in any way, or the
resulting operation is undefined.
12. Additional Notes on Retry Termination
On page 3-42, Table 3-4: When HALT and BERR are asserted together in case #5 to force a retry of the current
bus cycle, relative timing of HALT and BERR must be controlled to avoid inadvertently causing bus error ter-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC68341FT25 | Integrated Processor Users Manual |
| XC68341 | Integrated Processor Users Manual |
| XC68HC912D60FU8 | Advance Information - Rev 4.0 |
| XC68HC12D60FU8 | Advance Information - Rev 4.0 |
| XC68HC912D60VPV8 | Advance Information - Rev 4.0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC68341FT25 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Processor Users Manual |
| XC68704P2S | 制造商:Motorola Inc 功能描述:68704P2S |
| XC68C812A4PV5 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Freescale Semiconductor 功能描述: |
| XC68C812A4PVE5 | 功能描述:MCU 16BIT LOW VOLT 112-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:HC12 標(biāo)準(zhǔn)包裝:330 系列:- 核心處理器:- 芯體尺寸:8/16-位 速度:40MHz 連通性:UART/USART 外圍設(shè)備:DMA，PWM，WDT 輸入/輸出數(shù):32 程序存儲器容量:- 程序存儲器類型:外部程序存儲器 EEPROM 大小:- RAM 容量:- 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:100-BQFP 包裝:管件 |
| XC68DP356ZP25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。