- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374999 > XC40250XV (XILINX INC) XC4000XLA/XV Field Programmable Gate Arrays PDF資料下載
參數(shù)資料
| 型號(hào)： | XC40250XV |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | XC4000XLA/XV Field Programmable Gate Arrays |
| 中文描述： | FPGA, 8464 CLBS, 160000 GATES |
| 文件頁(yè)數(shù)： | 7/14頁(yè) |
| 文件大?。?/td> | 142K |
| 代理商： | XC40250XV |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
R
DS015 (v1.3) October 18, 1999 - Product Specification
6-163
XC4000XLA/XV Field Programmable Gate Arrays
6
I/O Signalling Standards
XLA and XV devices are compatible with TTL, LVTTL, PCI
3V, PCI 5V and LVCMOS signalling. The various standards
are illustrated in
Table 6
and the signaling environment is
illustrated in
Figure 4
.
VCC Clamping
XLA/XV devices are fully 5V TTL I/O compatible if VCC
clamping is not enabled. The I/O pins can withstand input
voltages up to 7V. With VCC clamping enabled, the XLA/XV
devices will begin to clamp input voltages to one diode volt-
age drop above VCC. In both cases negative voltage is
clamped to one diode voltage drop below ground.
XLA/XV devices maintain LVTTL I/O compatibility when
VCC clamping is enabled, however full 5.0V TTL I/O com-
patibility is sacrificed.
Overshoot and Undershoot
Ringing wave forms are allowed on XLA/XV inputs as long
as undershoot is limited to -2.0V and overshoot is limited to
+7.0V and current is limited to 100 mA for less than 10 ns.
If VCC clamping is enabled then overshoot will begin to be
clamped at VCC/VCCIO plus one diode voltage drop and
undershoot will be clamped to ground minus one diode volt-
age drop. In either case the current must be limited to 100
mA per pin for less than 10 ns.
Express Configuration Mode
Express configuration mode is similar to Slave Serial con-
figuration mode, except that data is processed one byte per
CCLK cycle instead of one bit per CCLK cycle. An external
source is used to drive CCLK, while byte-wide data is
loaded directly into the configuration data shift registers
(
Figure 5
). A CCLK frequency of 10 MHz is equivalent to a
80 MHz serial rate, because eight bits of configuration data
are loaded per CCLK cycle. Express mode does not sup-
port CRC error checking, but does support constant-field
error checking. A length count is not used in Express mode.
Express mode must be specified as an option to the BitGen
program, which generates the bitstream. The Express
mode bitstream is not compatible with the other configura-
tion modes. Express mode is selected by a <010> on the
mode pins (M2, M1, M0).
The first byte of parallel configuration data must be avail-
able at the D inputs of the FPGA a short setup time before
the second rising CCLK edge. Subsequent data bytes are
Table 6: I/O Standards supported by XC4000XLA and XV FPGAs
Signaling
Standard
TTL
LVTTL
PCI5V
PCI3V
VCC
Clamping
Not allowed
OK
Not allowed
Required
Output Drive
12/24 mA
12/24 mA
24 mA
12 mA
V
IH_MAX
5.5
3.6
5.5
3.6
V
IH MIN
2.0
2.0
2.0
50% of
VCC/VCCIO
50% of
VCC/VCCIO
V
IL MAX
0.8
0.8
0.8
30% of
VCC/VCCIO
30% of
VCC/VCCIO
V
OH MIN
2.4
2.4
2.4
90% of
VCC/VCCIO
90% of
VCC/VCCIO
V
OL MAX
0.4
0.4
0.4
10% of
VCC/VCCIO
10% of
VCC/VCCIO
LVCMOS 3V
OK
12/24 mA
3.6
V
CC
(5 V)
5.0 V Power
3.3 V Power
2.5 V Power
Ground
TTL
LVTTL
5 Volt Device
V
CCIO
V
CCINT
LVTTL
XC4000XV
V
CC
(3.3 V)
3.3 Volt Device
X7147
Figure 4:
The Signalling Environment for XLA/XV FPGAS.
For XLA devices the VCCIO and VCCINT supplies are
replaced by a single 3.3 Volt VCC supply, however, all indicated I/O signalling is still supported.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC40150XV | XC4000XLA/XV Field Programmable Gate Arrays |
| XC40110XV | XC4000XLA/XV Field Programmable Gate Arrays |
| XC5000 | Logic Cell Array Family |
| XC5202-3PG299C | Field Programmable Gate Arrays |
| XC5202-3PQ100C | CTV 14C 14#12 PIN RECP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC4025E-2HQ240C | 功能描述:IC FPGA 1024 CLB'S 240-HQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:XC4000E/X 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55） |
| XC4025E-2HQ304C | 功能描述:IC FPGA C-TEMP 5V 2SPD 304-HQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:XC4000E/X 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計(jì):16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA（31x31） 其它名稱:122-1789 |
| XC4025E-2PG223C | 功能描述:IC FPGA C-TEMP 5V 2SPD 223-CPGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:XC4000E/X 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計(jì):16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA（31x31） 其它名稱:122-1789 |
| XC4025E-2PG299C | 功能描述:IC FPGA C-TEMP 5V 2SPD 299-CPGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:XC4000E/X 標(biāo)準(zhǔn)包裝:1 系列:Kintex-7 LAB/CLB數(shù):25475 邏輯元件/單元數(shù):326080 RAM 位總計(jì):16404480 輸入/輸出數(shù):350 門數(shù):- 電源電壓:0.97 V ~ 1.03 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:900-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:900-FCBGA（31x31） 其它名稱:122-1789 |
| XC4025E-3HQ240C | 功能描述:IC FPGA 1024 CLB'S 240-HQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:XC4000E/X 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55） |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。