- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374984 > XC3195A-4PQ208I (XILINX INC) Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) PDF資料下載
參數(shù)資料
| 型號： | XC3195A-4PQ208I |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| 中文描述： | FPGA, 484 CLBS, 6500 GATES, 227 MHz, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數(shù)： | 14/50頁 |
| 文件大?。?/td> | 474K |
| 代理商： | XC3195A-4PQ208I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
XC3000, XC3000A, XC3000L, XC3100, XC3100A Logic Cell Array Families
2-116
Control of the 3-state input by the same signal that drives
the buffer input, creates an open-drain wired-AND func-
tion. A logic High on both buffer inputs creates a high
impedance, which represents no contention. A logic Low
enables the buffer to drive the Longline Low. See Figure
15b. Pull-up resistors are available at each end of the
Longline to provide a High output when all connected
buffers are non-conducting. This forms fast, wide gating
functions. When data drives the inputs, and separate
signals drive the 3-state control lines, these buffers form
multiplexers (3-state busses). In this case, care must be
used to prevent contention through multiple active buffers
Figure 14
.
Programmable Interconnection of Longlines.
This is provided at the edges of the routing area. Three-state buffers
allow the use of horizontal Longlines to form on-chip wired AND and multiplexed buses. The left two non-clock vertical Longlines
per column (except XC3020) and the outer perimeter Longlines may be programmed as connectible half-length lines.
X1244
X1741
D
A
A
D
B
B
D
C
C
D
N
N
D
A
A
+
=
D
B
B
+ D
C
C
+
D
N
N
Z
… +
WEAK
KEEPER
CIRCUIT
Figure 15b.
3-State Buffers Implement a Multiplexer.
The selection is accomplished by the buffer 3-state signal.
V
CC
D
A
D
B
D
C
D
N
V
CC
Z
=
D
A
D
B
D
C
...
D
N
X3036
(LOW)
T
OE
Figure 15a
.
3-State Buffers Implement a Wired-AND Function.
When all the buffer 3-state
lines are High, (high impedance), the pull-up resistor(s) provide the High output. The buffer
inputs are driven by the control signals or a Low.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC3190A-1PG175C | LABELS, CABLE MARKERS |
| XC3195A-1PG175C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3120A-2PQ100C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142A-2PQ100C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3120A-2PQ100I | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3195A-5CB164B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| XC3195A-5CB164M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| XC3195A-5PG175B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| XC3195A-5PG223B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| XC3195A-5PG223M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。