- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374984 > XC3195A-3PG175C (XILINX INC) Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) PDF資料下載
參數(shù)資料
| 型號： | XC3195A-3PG175C |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| 中文描述： | FPGA, 484 CLBS, 6500 GATES, 270 MHz, CPGA175 |
| 封裝： | CERAMIC, PGA-175 |
| 文件頁數(shù)： | 23/50頁 |
| 文件大?。?/td> | 474K |
| 代理商： | XC3195A-3PG175C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
2-125
Serial Data In
CCLK
(Output)
Serial DOUT
(Output)
1
T
DSCK
2
T
CKDS
n
n + 1
n + 2
n – 3
n – 2
n – 1
n
X3223
Master Serial Mode Programming Switching Characteristics
Speed Grade
Min
Max
Units
Description
Symbol
CCLK
Data In setup
Data In hold
1
2
T
DSCK
60
0
ns
ns
CKDS
Notes: 1. At power-up, V
CC
must rise from 2.0 V to V
CC
min in less than 25 ms. If this is not possible, configuration can be
delayed by holding RESET Low until V
CC
has reached 4.0 V (2.5 V for the XC3000L). A very long V
CC
rise time of
>100 ms, or a non-monotonically rising V
CC
may require >6-
μ
s High level on RESET, followed by a >6-
μ
s Low
level on RESET and D/P after V
CC
has reached 4.0 V (2.5 V for the XC3000L).
2. Configuration can be controlled by holding RESET Low with or until after the INIT of all daisy-chain slave-mode
devices is High.
3. Master-serial-mode timing is based on slave-mode testing.
相關PDF資料 |
PDF描述 |
|---|---|
| XC3190A-3PG175I | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3195A-3PG175I | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3190A-3PP175C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3195A-3PP175C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3190A-3PP175I | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XC3195A-3PQ160C | 功能描述:IC FPGA 484 CLB'S 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:XC3000A/L 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應商設備封裝:120-CPGA（34.55x34.55） |
| XC3195A-3PQ208C | 制造商:Xilinx 功能描述: |
| XC3195A-3PQ208I | 制造商:Xilinx 功能描述: |
| XC3195A-4PC8 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| XC3195A4PC84C | 制造商:XILINX 功能描述:PROGRAMMABLE GATE ARRAY |
發(fā)布緊急采購，3分鐘左右您將得到回復。