- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374982 > XC3195A-3PC84I (XILINX INC) Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) PDF資料下載
參數(shù)資料
| 型號： | XC3195A-3PC84I |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| 中文描述： | FPGA, 484 CLBS, 6500 GATES, 270 MHz, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁數(shù)： | 34/50頁 |
| 文件大?。?/td> | 474K |
| 代理商： | XC3195A-3PC84I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
XC3000, XC3000A, XC3000L, XC3100, XC3100A Logic Cell Array Families
2-136
Pin Descriptions
Permanently Dedicated Pins.
V
CC
Two to eight (depending on package type) connections to
the positive V supply voltage. All must be connected.
GND
Two to eight (depending on package type) connections to
ground. All must be connected.
PWRDWN
A Low on this CMOS-compatible input stops all internal
activity, but retains configuration. All flip-flops and latches
are reset, all outputs are 3-stated, and all inputs are
interpreted as High, independent of their actual level.
When PWDWN returns High, the LCA device becomes
operational with DONE Low for two cycles of the internal
1-MHz clock.Before and during configuration, PWRDWN
must be High. If not used, PWRDWN must be tied to V
CC
.
RESET
This is an active Low input which has three functions.
Prior to the start of configuration, a Low input will delay the
start of the configuration process. An internal circuit
senses the application of power and begins a minimal
time-out cycle. When the time-out and RESET are com-
plete, the levels of the M lines are sampled and configura-
tion begins.
If RESET is asserted during a configuration, the LCA
device is re-initialized and restarts the configuration at the
termination of RESET.
If RESET is asserted after configuration is complete, it
provides a global asynchronous RESET of all IOB and
CLB storage elements of the LCA device.
CCLK
During configuration, Configuration Clock is an output of
an LCA device in Master mode or Peripheral mode, but an
input in Slave mode. During Readback, CCLK is a clock
input for shifting configuration data out of the LCA device
CCLK drives dynamic circuitry inside the LCA device. The
Low time may, therefore, not exceed a few microseconds.
When used as an input, CCLK must be “parked High”. An
internal pull-up resistor maintains High when the pin is not
being driven.
DONE/PROG (D/P)
DONE is an open-drain output, configurable with or without
an internal pull-up resistor of 2 to 8 k
. At the completion of
configuration, the LCA device circuitry becomes active in a
synchronous order; DONE is programmed to go active High
one cycle either before or after the outputs go active.
Once configuration is done, a High-to-Low transition of this
pin will cause an initialization of the LCA device and start
a reconfiguration.
M0/RTRIG
As Mode 0, this input is sampled on power-on to determine
the power-on delay (2
14
cycles if M0 is High, 2
16
cycles if
M0 is Low). Before the start of configuration, this input is
again sampled together with M1, M2 to determine the
configuration mode to be used .
A Low-to-High input transition, after configuration is com-
plete, acts as a Read Trigger and initiates a Readback of
configuration and storage-element data clocked by CCLK.
By selecting the appropriate Readback option when gen-
erating the bitstream, this operation may be limited to a
single Readback, or be inhibited altogether.
M1/RDATA
As Mode 1, this input and M0, M2 are sampled before the
start of configuration to establish the configuration mode to
be used. If Readback is never used, M1 can be tied directly
to ground or V
CC
. If Readback is ever used, M1 must use
a 5-k
resistor to ground or V
CC
, to accommodate the
RDATA output.
As an active-Low Read Data, after configuration is com-
plete, this pin is the output of the Readback data.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC3195A-3PQ160C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3195A-3PQ160I | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3195A-3PQ208C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3195A-3PQ208I | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3042A-6PG84C | KPT02A22-55SY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3195A-3PG175C | 制造商:Xilinx 功能描述: |
| XC3195A-3PQ160C | 功能描述:IC FPGA 484 CLB'S 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:XC3000A/L 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55） |
| XC3195A-3PQ208C | 制造商:Xilinx 功能描述: |
| XC3195A-3PQ208I | 制造商:Xilinx 功能描述: |
| XC3195A-4PC8 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。