參數(shù)資料
型號(hào): XC3195A-2PP175I
廠商: XILINX INC
元件分類: FPGA
英文描述: Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
中文描述: FPGA, 484 CLBS, 6500 GATES, 323 MHz, PPGA175
封裝: PLASTIC, PGA-175
文件頁(yè)數(shù): 7/50頁(yè)
文件大?。?/td> 474K
代理商: XC3195A-2PP175I
2-109
Figure 4.
Configurable Logic Block.
Each CLB includes a combinatorial logic section, two flip-flops and a program
memory controlled multiplexer selection of function. It has.
five logic variable inputs A, B, C, D, and E
a direct data in DI
an enable clock EC
a clock (invertible) K
an asynchronous direct RESET RD
two outputs X and Y
Configurable Logic Block
The array of CLBs provides the functional elements from
which the user’s logic is constructed. The logic blocks are
arranged in a matrix within the perimeter of IOBs. The
XC3020 has 64 such blocks arranged in 8 rows and 8
columns. The XACT development system is used to com-
pile the configuration data which is to be loaded into the
internal configuration memory to define the operation and
interconnection of each block. User definition of CLBs and
their interconnecting networks may be done by automatic
translation from a schematic-capture logic diagram or
optionally by installing library or user macros.
Each CLB has a combinatorial logic section, two flip-flops,
and an internal control section. See Figure 4. There are:
five logic inputs (A, B, C, D and E); a common clock input
(K); an asynchronous direct RESET input (RD); and an
enable clock (EC). All may be driven from the interconnect
resources adjacent to the blocks. Each CLB also has two
outputs (X and Y) which may drive interconnect networks.
Data input for either flip-flop within a CLB is supplied from
the function F or G outputs of the combinatorial logic, or the
block input, DI. Both flip-flops in each CLB share the
Q
COMBINATORIAL
FUNCTION
LOGIC
VARIABLES
D
RD
G
F
DIN
G
F
QX
QY
DIN
G
F
G
QY
QX
F
Q
D
RD
ENABLE CLOCK
CLOCK
DIRECT
RESET
1 (ENABLE)
A
B
C
D
E
DI
EC
K
RD
Y
X
X3032
0 (INHIBIT)
(GLOBAL RESET)
CLB OUTPUTS
DATA IN
0
1
0
MUX
1
MUX
相關(guān)PDF資料
PDF描述
XC3195A-2PQ208C Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3195A-2PQ208I Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3195A-3PC84C Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3195A-3PC84I Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3195A-3PQ160C Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3195A-2PQ160C 制造商:Xilinx 功能描述:
XC3195A-2PQ160I 制造商:Xilinx 功能描述:
XC3195A2PQ208C 制造商:XILINX 功能描述:*
XC3195A-2PQ208C 制造商:Xilinx 功能描述:
XC3195A-3PC84C 制造商:Xilinx 功能描述: