參數(shù)資料
型號(hào)： XC3190A-4PP175C
廠商： XILINX INC
元件分類(lèi)： FPGA
英文描述： Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
中文描述： FPGA, 320 CLBS, 5000 GATES, 227 MHz, PPGA175
封裝： PLASTIC, PGA-175
文件頁(yè)數(shù)： 17/50頁(yè)
文件大小： 474K
代理商： XC3190A-4PP175C
2-119
All User I/O Pins 3-Stated with High Impedance Pull-Up, HDC=High, LDC=Low
Initialization
Power-On
Time Delay
Clear
Configuration
Memory
Test
Mode Pins
Configuration
Program Mode
Start-Up
Operational
Mode
Power Down
No HDC, LDC
or Pull-Up
No
X3399
INIT Output = Low
Clear Is
~ 200 Cycles for the XC3020—130 to 400 μs
~ 250 Cycles for the XC3030—165 to 500 μs
~ 290 Cycles for the XC3042—195 to 580 μs
~ 330 Cycles for the XC3064—220 to 660 μs
~ 375 Cycles for the XC3090—250 to 750 μs
RESET
Active
PWRDWN
Inactive
PWRDWN
Active
Active RESET
Operates on
User Logic
Low on DONE/PROGRAM and RESET
Active RESET
Power-On Delay is
2
14
Cycles for Non-Master Mode—11 to 33 ms
2
16
Cycles for Master Mode—43 to 130 ms
Figure 18.
A State Diagram of the Configuration Process for Power-up and Reprogram.
be ready even if the master is very fast, and the slave(s)
very slow. Figure 18 shows the state sequences. At the
end of Initialization, the LCA device enters the Clear state
where it clears the configuration memory. The active Low,
open-drain initialization signal INIT indicates when the
Initialization and Clear states are complete. The LCA
device tests for the absence of an external active Low
RESET before it makes a final sample of the mode lines
and enters the Configuration state. An external wired-AND
of one or more INIT pins can be used to control configura-
tion by the assertion of the active-Low RESET of a master
mode device or to signal a processor that the LCA devices
are not yet initialized.
If a configuration has begun, a re-assertion of RESET for
a minimum of three internal timer cycles will be recognized
and the LCA device will initiate an abort, returning to the
Clear state to clear the partially loaded configuration
memory words. The LCA device will then resample RE-
SET and the mode lines before re-entering the Configura-
tion state.
A re-program is initiated.when a configured XC3000 family
device senses a High-to-Low transition and subsequent
>6
μ
s Low level on the Done/PROG package pin, or, if this
pin is externally held permanently Low, a High-to-Low
transition and subsequent >6
μ
s Low time on the RESET
package pin.
The LCA device returns to the Clear state where the
configuration memory is cleared and mode lines re-
sampled, as for an aborted configuration. The complete
configuration program is cleared and loaded during each
configuration program cycle.
Length count control allows a system of multiple Logic Cell
Arrays, of assorted sizes, to begin operation in a synchro-
nized fashion. The configuration program generated by
the MakePROM program of the XACT development sys-
tem begins with a preamble of 111111110010 followed by
a 24-bit length count representing the total number of
configuration clocks needed to complete loading of the
configuration program(s). The data framing is shown in
Figure 19. All LCA devices connected in series read and
shift preamble and length count in on positive and out on
negative configuration clock edges. An LCA device which
has received the preamble and length count then presents
a High Data Out until it has intercepted the appropriate
number of data frames. When the configuration program
memory of an LCA device is full and the length count does
not yet compare, the LCA device shifts any additional data
through, as it did for preamble and length count.
When the LCA device configuration memory is full and the
length count compares, the LCA device will execute a
synchronous start-up sequence and become operational.
See Figure 20. Two CCLK cycles after the completion of
loading configuration data, the user I/O pins are enabled
as configured. As selected in MakeBits, the internal user-
logic RESET is released either one clock cycle before or
after the I/O pins become active. A similar timing selection
is programmable for the DONE/PROG output signal.
DONE/PROG may also be programmed to be an open
drain or include a pull-up resistor to accommodate wired
ANDing. The High During Configuration (HDC) and Low
During Configuration (LDC) are two user I/O pins which are
driven active while an LCA device is in its Initialization,
相關(guān)PDF資料
PDF描述
XC3195A-4PP175C Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3190A-4PP175I Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3195A-4PP175I Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3042A-6PG132C Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3042A-6PQ100C Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3190A-4PP175I 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3190A-4PQ160C 制造商:Xilinx 功能描述:
XC3190A-4PQ160I 制造商:Xilinx 功能描述:
XC3190A-4PQ208C 制造商:Xilinx 功能描述:
XC3190A-4PQ208I 制造商:Xilinx 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*