- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374983 > XC3164A-4TQ144I (XILINX INC) Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) PDF資料下載
參數(shù)資料
| 型號： | XC3164A-4TQ144I |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| 中文描述： | FPGA, 224 CLBS, 3500 GATES, 227 MHz, PQFP144 |
| 封裝： | PLASTIC, TQFP-144 |
| 文件頁數(shù)： | 33/50頁 |
| 文件大?。?/td> | 474K |
| 代理商： | XC3164A-4TQ144I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
2-135
Dynamic Power Consumption
XC3042
XC3042A
XC3042L
XC3142A
One CLB driving three local interconnects
0.25
0.17
0.07
0.25
mW per MHz
One global clock buffer and clock line
2.25
1.40
0.50
1.70
mW per MHz
One device output with a 50 pF load
1.25
1.25
0.55
1.25
mW per MHz
Power Consumption
The Logic Cell Array exhibits the low power consumption
characteristic of CMOS ICs. For any design, the configu-
ration option of TTL chip input threshold requires power for
the threshold reference. The power required by the static
memory cells that hold the configuration data is very low
and may be maintained in a power-down mode.
Typically, most of power dissipation is produced by exter-
nal capacitive loads on the output buffers. This load and
frequency dependent power is 25
μ
W/pF/MHz per output.
Another component of I/O power is the external dc loading
on all output pins.
Internal power dissipation is a function of the number and
size of the nodes, and the frequency at which they change.
In an LCA device, the fraction of nodes changing on a
given clock is typically low (10-20%). For example, in a
long binary counter, the total activity of all counter flip-flops
is equivalent to that of only two CLB outputs toggling at the
clock frequency. Typical global clock-buffer power is be-
tween 2.0 mW/MHz for the XC3020 and 3.5 mW/MHz for
the XC3090. The internal capacitive load is more a func-
tion of interconnect than fan-out. With a typical load of
three general interconnect segments, each CLB output
requires about 0.25 mW per MHz of its output frequency.
Because the control storage of the Logic Cell Array is
CMOS static memory, its cells require a very low standby
current for data retention. In some systems, this low data
retention current characteristic can be used as a method
of preserving configurations in the event of a primary
power loss. The Logic Cell Array has built in Powerdown
logic which, when activated, will disable normal operation
of the device and retain only the configuration data. All
internal operation is suspended and output buffers are
placed in their high-impedance state with no pull-ups.
Different from the XC3000 family which can be powered
down to a current consumption of a few microamps, the
XC3100 draws 5 mA, even in power-down. This makes
power-down operation less meaningful. In contrast, I
CCPD
for the XC3000L is only 10
μ
A.
To force the Logic Cell Array into the Powerdown state, the
user must pull the PWRDWN pin Low and continue to
supply a retention voltage to the V
CC
pins. When normal
power is restored, V
CC
is elevated to its normal operating
voltage and PWRDWN is returned to a High. The Logic
Cell Array resumes operation with the same internal se-
quence that occurs at the conclusion of configuration.
Internal-I/O and logic-block storage elements will be reset,
the outputs will become enabled and the DONE/PROG
pin will be released.
When V
CC
is shut down or disconnected, some power
might unintentionally be supplied from an incoming signal
driving an I/O pin. The conventional electrostatic input
protection is implemented with diodes to the supply and
ground. A positive voltage applied to an input (or output)
will cause the positive protection diode to conduct and
drive the V
CC
connection. This condition can produce
invalid power conditions and should be avoided. A large
series resistor might be used to limit the current or a bipolar
buffer may be used to isolate the input signal.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC3190A-2PQ208C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3190A-2PQ208I | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3190A-2TQ176C | field programmable gate arrays |
| XC3190A-2TQ176I | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3190A-3PC84C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3164A-5PQ160C | 制造商:Xilinx 功能描述: 制造商:Xilinx 功能描述:Field-Programmable Gate Array, 224 Cell, 160 Pin, Plastic, QFP |
| XC3164A-5TQ144C | 制造商:Xilinx 功能描述:FPGA, 224 CLBS, 3500 GATES, 188 MHz, PQFP144 |
| XC3164A-5TQ144I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| XC3164-PG132CPH | 制造商:Xilinx 功能描述: |
| XC3164-PP132CPH | 制造商:Xilinx 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。