- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374982 > XC3164A-1PC84C (XILINX INC) Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) PDF資料下載
參數(shù)資料
| 型號(hào)： | XC3164A-1PC84C |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| 中文描述： | FPGA, 224 CLBS, 3500 GATES, 323 MHz, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁數(shù)： | 6/50頁 |
| 文件大?。?/td> | 474K |
| 代理商： | XC3164A-1PC84C |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
XC3000, XC3000A, XC3000L, XC3100, XC3100A Logic Cell Array Families
2-108
(IOB) pin FT can control output activity. An open-drain
output may be obtained by using the same signal for
driving the output and 3-state signal nets so that the buffer
output is enabled only for a Low.
Configuration program bits for each IOB control features
such as optional output register, logic signal inversion, and
3-state and slew-rate control of the output.
The program-controlled memory cells of Figure 3 control
the following options.
Logic
inversion of the output
is controlled by one
configuration program bit per IOB.
Logic
3-state control
of each IOB output buffer is
determined by the states of configuration program bits
which turn the buffer on, or off, or select the output buffer
3-state control interconnection (IOB pin T). When this
IOB output control signal is High, a logic one, the buffer
is
disabled
and the package pin is high impedance.
When this IOB output control signal is Low, a logic zero,
the buffer is
enabled
and the package pin is active.
Inversion of the buffer 3-state control-
logic sense (output
enable) is controlled by an additiona
l configuration
program bit.
Direct or registered output
is selectable for each IOB.
The register uses a positive-edge, clocked flip-flop. The
clock source may be supplied (IOB pin OK) by either of
two metal lines available along each die edge. Each of
these lines is driven by an invertible buffer.
Increased
output transition speed
can be selected to
improve critical timing. Slower transitions reduce
capacitive-load peak currents of non-critical outputs and
minimize system noise.
An internal high-impedance
pull-up resistor
(active by
default) prevents unconnected inputs from floating.
Summary of I/O Options
Inputs
– Direct
– Flip-flop/latch
– CMOS/TTL threshold (chip inputs)
– Pull-up resistor/open circuit
Outputs
– Direct/registered
– Inverted/not
– 3-state/on/off
– Full speed/slew limited
– 3-state/output enable (inverse)
The input-buffer portion of each IOB provides threshold
detection to translate external signals applied to the
package pin to internal logic levels. The global input-buffer
threshold of the IOBs can be programmed to be
compatible with either TTL or CMOS levels. The buffered
input signal drives the data input of a storage element,
which may be configured as either a flip-flop or a latch. The
clocking polarity (rising/falling edge-triggered flip-flop,
High/Low transparent latch) is programmable for each of
the two clock lines on each of the four die edges. Note that
a clock line driving a risingedge-triggered flip-flop makes
any latch driven by the same line on the same edge Low-
level transparent and vice versa (fallingedge, High
transparent). All Xilinx primitives in the supported
schematic-entry packages, however, are positive edge-
triggered flip-flops or High transparent latches. When one
clock line must drive flip-flops as well as latches, it is
necessary to compensate for the difference in clocking
polarities with an additional inverter either in the flip-flop
clock input or the latch-enable input. I/O storage elements
are reset during configuration or by the active-Low chip
RESET input. Both direct input (from IOB pin I) and
registered input (from IOB pin Q) signals are available for
interconnect.
For reliable operation, inputs should have transition times
of less than 100 ns and should not be left floating. Floating
CMOS input-pin circuits might be at threshold and produce
oscillations. This can produce additional power dissipation
and system noise. A typical hysteresis of about 300 mV
reduces sensitivity to input noise. Each user IOB includes
a programmable high-impedance pull-up resistor, which
may be selected by the program to provide a constant High
for otherwise undriven package pins. Although the Logic
Cell Array provides circuitry to provide input protection for
electrostatic discharge, normal CMOS handling precau-
tions should be observed.
Flip-flop loop delays for the IOB and logic-block flip-flops
are about 3 ns. This short delay provides good perfor-
mance under asynchronous clock and data conditions.
Short loop delays minimize the probability of a metastable
condition that can result from assertion of the clock during
data transitions. Because of the short-loop-delay charac-
teristic in the Logic Cell Array, the IOB flip-flops can be
used to synchronize external signals applied to the device.
Once synchronized in the IOB, the signals can be used
internally without further consideration of their clock rela-
tive timing, except as it applies to the internal logic and
routing-path delays.
IOB output buffers provide CMOS-compatible 4-mA
source-or-sink drive for high fan-out CMOS or TTL- com-
patible signal levels (8 mA in the XC3100 family). The
network driving IOB pin O becomes the registered or direct
data source for the output buffer. The 3-state control signal
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC3142A-4VQ100I | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142A-2PC84C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142A-2PC84I | ECONOLINE: RSZ/P - 1kVDC |
| XC3142A-3PC84C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142A-3PC84I | RSZ Series - Econoline Regulated DC-DC Converters; Input Voltage (Vdc): 05V; Output Voltage (Vdc): 05V; Power: 1W; 1kVDC & 2kVDC Isolation; UL94V-0 Package Material; No Heatsink Required; No External Components Required; Toroidal Magnetics; Optional Continuous Short Circuit Protected |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3164A-1PQ160C | 制造商:Xilinx 功能描述: |
| XC3164A-1TQ144C | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| XC3164A-2PC84C | 制造商:Xilinx 功能描述: |
| XC3164A-2PC84I | 制造商:Xilinx 功能描述: |
| XC3164A-2PG132I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。