- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374984 > XC3090A (Xilinx, Inc.) Logic Cell Array Family PDF資料下載
參數(shù)資料
| 型號： | XC3090A |
| 廠商： | Xilinx, Inc. |
| 英文描述： | Logic Cell Array Family |
| 中文描述： | 邏輯單元陣列系列 |
| 文件頁數(shù)： | 5/8頁 |
| 文件大?。?/td> | 48K |
| 代理商： | XC3090A |
2-165
Speed Grade
-7
-6
Description
Symbol
Min
Max
Min
Max
Units
Combinatorial Delay
Logic Variables A, B, C, D, E, to outputs X or Y
FG Mode
F and FGM Mode
1
T
ILO
5.1
5.6
4.1
4.6
ns
ns
Sequential delay
Clock k to outputs X or Y
Clock k to outputs X or Y when Q is returned
through function generators F or G to drive X or Y
FG Mode
F and FGM Mode
8
T
CKO
4.5
4.0
ns
T
QLO
9.5
10.0
8.0
8.5
ns
ns
Set-up time before clock K
Logic Variables
A, B, C, D, E
FG Mode
F and FGM Mode
DI
EC
2
T
ICK
4.5
5.0
4.0
4.5
3.5
4.0
3.0
4.0
ns
ns
ns
ns
Data In
Enable Clock
4
6
T
DICK
T
ECCK
Hold Time after clock K
Logic Variables
Data In
Enable Clock
A, B, C, D, E
DI
EC
3
5
7
T
CKI
T
CKDI
T
CKEC
0
1.0
2.0
0
1.0
2.0
ns
ns
ns
Clock
Clock High time
Clock Low time
Max. flip-flop toggle rate
11
12
T
CH
T
CL
F
CLK
4.0
4.0
3.5
3.5
ns
ns
MHz
113.0
135.0
Reset Direct (RD)
RD width
delay from RD to outputs X or Y
13
T
RPW
T
RIO
6.0
5.0
ns
ns
9
6.0
5.0
Global Reset (RESET Pad)*
RESET width (Low)
delay from RESET pad to outputs X or Y
T
MRW
T
MRQ
16.0
14.0
ns
ns
19.0
17.0
CLB Switching Characteristic Guidelines (continued)
Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100%
functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing
patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more
precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.
*Timing is based on the XC3042A, for other devices see XACT timing calculator.
Notes: The CLB K to Q output delay (T
CKO
, #8) of any CLB, plus the shortest possible interconnect delay, is always longer than
the Data In hold time requirement (T
CKDI
, #5) of any CLB on the same die.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC3064A-7PG132I | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3064A-7PQ160C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3090A-7PC84C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3064A-7PG132C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3090A-7PG175C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3090A5PQ160C | 制造商:XILINX 功能描述:* |
| XC3090A-6PC84C | 制造商:Xilinx 功能描述: |
| XC3090A-6PG175C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3090A-6PP175C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3090A6PQ160C | 制造商:XIL 功能描述:3090 S8J4A notes |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。