- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374984 > XC3064A-7PG132I (XILINX INC) Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) PDF資料下載
參數(shù)資料
| 型號(hào)： | XC3064A-7PG132I |
| 廠商： | XILINX INC |
| 元件分類(lèi)： | FPGA |
| 英文描述： | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| 中文描述： | FPGA, 224 CLBS, 4000 GATES, 113 MHz, CPGA132 |
| 封裝： | CERAMIC, PGA-132 |
| 文件頁(yè)數(shù)： | 4/8頁(yè) |
| 文件大?。?/td> | 48K |
| 代理商： | XC3064A-7PG132I |
2-164
XC3000A Logic Cell Array Family
Speed Grade
-7
-6
Description
Symbol
Max
Max
Units
Global and Alternate Clock Distribution*
Either:
Normal
IOB input pad through clock buffer
to any CLB or IOB clock input
Or:
Fast
(CMOS only) input pad through clock
buffer to any CLB or IOB clock input
T
PID
7.5
7.0
ns
T
PIDC
6.0
5.7
ns
TBUF
driving a Horizontal Longline (L.L.)*
I to L.L. while T is Low (buffer active)
T
↓
to L.L. active and valid with single pull-up resistor
T
↓
to L.L. active and valid with pair of pull-up resistors
T
↑
to L.L. High with single pull-up resistor
T
↑
to L.L. High with pair of pull-up resistors
T
IO
T
ON
T
ON
T
PUS
T
PUF
4.5
9.0
11.0
16.0
10.0
4.0
8.0
10.0
14.0
8.0
ns
ns
ns
ns
ns
BIDI
Bidirectional buffer delay
T
BIDI
1.7
1.5
ns
CLB Switching Characteristic Guidelines
Buffer (Internal) Switching Characteristic Guidelines
* Timing is based on the XC3042A, for other devices see XACT timing calculator.
1
T
ILO
CLB Output (X, Y)
(Combinatorial)
CLB Input (A,B,C,D,E)
CLB Clock
CLB Input
(Direct In)
CLB Input
(Enable Clock)
CLB Output
(Flip-Flop)
CLB Input
(Reset Direct)
CLB Output
(Flip-Flop)
8
T
CKO
X5424
13 T
T
RPW
9
T
RIO
4
T
DICK
6
T
ECCK
12 T
CL
2
T
ICK
3
T
CKI
11 T
CH
5
T
CKDI
7
T
CKEC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC3064A-7PQ160C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3090A-7PC84C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3064A-7PG132C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3090A-7PG175C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3090A-7PG175I | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3064A-7PP132C | 制造商:Xilinx 功能描述: |
| XC3064A-7PP132I | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3064A-7PQ160C | 功能描述:IC LOGIC CL ARRAY 6400GAT 160PQF RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門(mén)陣列） 系列:XC3000A/L 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門(mén)數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55） |
| XC3064A7PQ160I | 制造商:XILINX 功能描述:New |
| XC3064A-7PQ160I | 制造商:Xilinx 功能描述:XILINX XC3064A-7PQ160I FPGA - Trays 制造商:Xilinx 功能描述:FPGA XC3000A Family 4.5K Gates 224 Cells 113MHz CMOS Technology 5V 160-Pin PQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。