- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374982 > XC3042L-8TQ144C (XILINX INC) Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) PDF資料下載
參數(shù)資料
| 型號： | XC3042L-8TQ144C |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| 中文描述： | FPGA, 144 CLBS, 2000 GATES, 80 MHz, PQFP144 |
| 封裝： | PLASTIC, TQFP-144 |
| 文件頁數(shù)： | 3/50頁 |
| 文件大?。?/td> | 474K |
| 代理商： | XC3042L-8TQ144C |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
2-105
XC3000,
XC3000A, XC3000L,
XC3100, XC3100A
Logic Cell
Array Families
Features
Complete line of five related Field Programmable
Gate Array product families
– XC3000, XC3000A, XC3000L, XC3100, XC3100A
Ideal for a wide range of custom VLSI design tasks
– Replaces TTL, MSI, and other PLD logic
– Integrates complete sub-systems into a single
package
– Avoids the NRE, time delay, and risk of
conventional masked gate arrays
High-performance CMOS static memory technology
– Guaranteed toggle rates of 70 to 325 MHz, logic
delays from 9 to 2.2 ns
– System clock speeds over 80 MHz
– Low quiescent and active power consumption
Flexible FPGA architecture
– Compatible arrays ranging from 1,000 to 7,500
gate complexity
– Extensive register, combinatorial, and I/O
capabilities
– High fan-out signal distribution, low-skew clock
nets
– Internal 3-state bus capabilities
– TTL or CMOS input thresholds
– On-chip crystal oscillator amplifier
Unlimited reprogrammability
– Easy design iteration
– In-system logic changes
Extensive Packaging Options
– Over 20 different packages
– Plastic and ceramic surface-mount and pin-grid-
array packages
– Thin and Very Thin Quad Flat Pack (TQFP and
VQFP) options
Ready for volume production
– Standard, off-the-shelf product availability
– 100% factory pre-tested devices
– Excellent reliability record
Complete XACT Development System
– Schematic capture, automatic place and route
– Logic and timing simulation
– Interactive design editor for design optimization
– Timing calculator
– Interfaces to popular design environments like
Viewlogic, Cadence, Mentor Graphics, and others
Description
The CMOS XC3000 Class of Logic Cell Array (LCA)
families provide a group of high-performance, high-den-
sity, digital integrated circuits. Their regular, extendable,
flexible, user-programmable array architecture is com-
posed of a configuration program store plus three types of
configurable elements: a perimeter of I/O Blocks (IOBs), a
core array of Configurable Logic Bocks (CLBs) and re-
sources for interconnection. The general structure of an
LCA device is shown in Figure 1 on the next page. The
XACT development system provides schematic capture
and auto place-and-route for design entry. Logic and
timing simulation, and in-circuit emulation are available as
design verification alternatives. The design editor is used
for interactive design optimization, and to compile the data
pattern that represents the configuration program.
The LCA user logic functions and interconnections are
determined by the configuration program data stored in
internal static memory cells. The program can be loaded in
any of several modes to accommodate various system
requirements. The program data resides externally in an
EEPROM, EPROM or ROM on the application circuit
board, or on a floppy disk or hard disk. On-chip initialization
logic provides for optional automatic loading of program
data at power-up. The companion XC17XX Serial
Configuration PROMs provide a very simple serial config-
uration program storage in a one-time programmable
package.
User I/Os
Max
64
80
96
120
144
176
Horizontal
Longlines
16
20
24
32
40
44
Configuration
Data Bits
14,779
22,176
30,784
46,064
64,160
94,984
Device
XC3020, 3020A, 3020L, 3120, 3120A
XC3030, 3030A, 3030L, 3130, 3130A
XC3042, 3042A, 3042L, 3142, 3142A
XC3064, 3064A, 3064L, 3164, 3164A
XC3090, 3090A, 3090L, 3190, 3190A
XC3195, 3195A
CLBs
64
100
144
224
320
484
Array
8 x 8
10 x 10
12 x 12
16 x 14
16 x 20
22 x 22
Flip-Flops
256
360
480
688
928
1,320
Product Description
IMPORTANT NOTICE
All new designs should use XC3000A or
XC3100A. Information on XC3000 and
XC3100 is presented here as reference
for existing designs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC3042L-8TQ144I | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142A-4PC84C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142A-4PC84I | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142A-4PQ100I | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142A-4TQ144C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3042L-8TQ144I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3042L-8VQ100C | 功能描述:IC FPGA 3.3V C-TEMP 100-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:XC3000A/L 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55） |
| XC3042L-8VQ100I | 功能描述:IC FPGA 3.3V I-TEMP 100-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:XC3000A/L 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55） |
| XC3042PC84BS70C | 制造商:Xilinx 功能描述: |
| XC3042PQ100BKJ9721 | 制造商:XI 功能描述:3042PQ100BK XILINX S9I7B |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。