- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374983 > XC3042A-7TQ144I (XILINX INC) Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) PDF資料下載
參數(shù)資料
| 型號(hào)： | XC3042A-7TQ144I |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| 中文描述： | FPGA, 144 CLBS, 2000 GATES, 113 MHz, PQFP144 |
| 封裝： | PLASTIC, TQFP-144 |
| 文件頁(yè)數(shù)： | 30/50頁(yè) |
| 文件大?。?/td> | 474K |
| 代理商： | XC3042A-7TQ144I |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)當(dāng)前第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)
XC3000, XC3000A, XC3000L, XC3100, XC3100A Logic Cell Array Families
2-132
General LCA Switching Characteristics
Description
Symbol
Min
Max
Units
RESET (2)
M0, M1, M2 setup time required
M0, M1, M2 hold time required
RESET Width (Low) req. for Abort
2
3
4
T
MR
T
RM
T
MRW
1
3
6
μ
s
μ
s
μ
s
DONE/PROG
Width (Low) required for Re-config.
INIT response after D/P is pulled Low 6
5
T
PGW
T
PGI
6
μ
s
μ
s
7
PWRDWN (3)
Power Down V
CC
V
CCPD
2.3
V
Notes: 1. At power-up, V
cc
must rise from 2.0 V to V
CC
min in less than 25 ms. If this is not possible, configuration can be de-
layed by holding RESET Low until V
cc
has reached 4.0 V (2.5 V for XC3000L). A very long V
cc
rise time of >100 ms, or
a non-monotonically rising V
cc
may require a >1-
μ
s High level on RESET, followed by a >6-
μ
s Low level on RESET and
D/P after V
cc
has reached 4.0 V (2.5 V for XC3000L).
2. RESET timing relative to valid mode lines (M0, M1, M2) is relevant when RESET is used to delay configuration. The
specified hold time is caused by a shift-register filter slowing down the response to RESET during configuration.
3. PWRDWN transitions must occur while V
cc
>4.0 V(2.5 V for XC3000L).
4 T
MRW
2 T
MR
3 T
RM
5 T
PGW
6 T
PGI
Clear State
Configuration State
User State
Note 3
V
CCPD
X5387
RESET
M0/M1/M2
DONE/PROG
INIT
(Output)
PWRDWN
V
CC
(Valid)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC3164A-3PC84I | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3164A-3PQ160C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3164A-3PQ160I | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3164A-3TQ144C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3164A-3TQ144I | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC3042A-7VQ100C | 功能描述:IC FIELD PROG GATE ARRAY 100 PIN RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:XC3000A/L 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55） |
| XC3042A-7VQ100I | 制造商:Xilinx 功能描述: |
| XC3042B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| XC3042L | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays |
| XC3042L-8PC84C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。