參數(shù)資料
型號(hào)： XC3042A-7TQ144I
廠商： XILINX INC
元件分類： FPGA
英文描述： Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
中文描述： FPGA, 144 CLBS, 2000 GATES, 113 MHz, PQFP144
封裝： PLASTIC, TQFP-144
文件頁(yè)數(shù)： 26/50頁(yè)
文件大?。?/td> 474K
代理商： XC3042A-7TQ144I
XC3000, XC3000A, XC3000L, XC3100, XC3100A Logic Cell Array Families
2-128
Peripheral Mode
X3031
ADDRESS
BUS
DATA
BUS
D0–7
ADDRESS
DECODE
LOGIC
CS0
.
RDY/BUSY
WS
RESET
.
OTHER
I/O PINS
D0–7
CCLK
DOUT
M2
HDC
LDC
LCA
GENERAL-
PURPOSE
USER I/O
PINS
D/P
M0
M1 PWR
DWN
+5 V
CS2
CS1
CONTROL
SIGNALS
8
INIT
REPROGRAM
+5 V
5 k‰
*
IF READBACK IS
ACTIVATED, A
5-k‰ RESISTOR IS
REQUIRED IN SERIES
WITH M1
*
OPTIONAL
DAISY-CHAINED
LCAs WITH DIFFERENT
CONFIGURATIONS
OC
Figure 23.
Peripheral Mode.
Peripheral mode uses the trailing edge of the logic AND
condition of the CS0, CS1, CS2, and WS inputs to accept
byte-wide data from a microprocessor bus. In the lead LCA
device, this data is loaded into a double-buffered UART-
like parallel-to-serial converter and is serially shifted into
the internal logic. The lead LCA device presents the
preamble data (and all data that overflows the lead device)
on the DOUT pin.
The Ready/Busy output from the lead LCA device acts as
a handshake signal to the microprocessor. RDY/BUSY
goes Low when a byte has been received, and goes High
again when the byte-wide input buffer has transferred its
information into the shift register, and the buffer is ready to
receive new data. The length of the BUSY signal depends
on the activity in the UART. If the shift register had been
empty when the new byte was received, the BUSY signal
lasts for only two CCLK periods. If the shift register was still
full when the new byte was received, the BUSY signal can
be as long as nine CCLK periods.
Note that after the last byte has been entered, only seven
of its bits are shifted out. CCLK remains High with DOUT
equal to bit 6 (the next-to-last bit) of the last byte entered.
相關(guān)PDF資料
PDF描述
XC3164A-3PC84I Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3164A-3PQ160C Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3164A-3PQ160I Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3164A-3TQ144C Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3164A-3TQ144I Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3042A-7VQ100C 功能描述:IC FIELD PROG GATE ARRAY 100 PIN RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門(mén)陣列） 系列:XC3000A/L 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門(mén)數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55）
XC3042A-7VQ100I 制造商:Xilinx 功能描述:
XC3042B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
XC3042L 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays
XC3042L-8PC84C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*