www.xilin" />
參數(shù)資料
型號: XC2S50ESERIES
廠商: Xilinx, Inc.
英文描述: Spartan-IIE 1.8V FPGA Family: Introduction and Ordering Information
中文描述: 的Spartan - IIE 1.8V的FPGA系列:介紹和訂購信息
文件頁數(shù): 2/4頁
文件大小: 114K
代理商: XC2S50ESERIES
Spartan-IIE 1.8V FPGA Family: Introduction and Ordering Information
2
1-800-255-7778Preliminary Product Specification
R
General Overview
The Spartan-IIE family of FPGAs have a regular, flexible,
programmable architecture of Configurable Logic Blocks
(CLBs), surrounded by a perimeter of programmable
Input/Output Blocks (IOBs). There are four Delay-Locked
Loops (DLLs), one at each corner of the die. Two columns
of block RAM lie on opposite sides of the die, between the
CLBs and the IOB columns. These functional elements are
interconnected by a powerful hierarchy of versatile routing
channels (see
Figure 1
).
Spartan-IIE FPGAs are customized by loading configura-
tion data into internal static memory cells. Unlimited repro-
gramming cycles are possible with this approach. Stored
values in these cells determine logic functions and intercon-
nections implemented in the FPGA. Configuration data can
be read from an external serial PROM (master serial mode),
or written into the FPGA in slave serial, slave parallel, or
Boundary Scan modes. The Xilinx XC17S00A PROM family
is recommended for serial configuration of Spartan-IIE
FPGAs. The XC18V00 reprogrammable PROM family is
recommended for parallel or serial configuration.
Spartan-IIE FPGAs are typically used in high-volume appli-
cations where the versatility of a fast programmable solution
adds benefits. Spartan-IIE FPGAs are ideal for shortening
product development cycles while offering a cost-effective
solution for high volume production.
Spartan-IIE FPGAs achieve high-performance, low-cost
operation through advanced architecture and semiconduc-
tor technology. Spartan-IIE devices provide system clock
rates beyond 200 MHz. Spartan-IIE FPGAs offer the most
cost-effective solution while maintaining leading edge per-
formance. In addition to the conventional benefits of
high-volume programmable logic solutions, Spartan-IIE
FPGAs also offer on-chip synchronous single-port and
dual-port RAM (block and distributed form), DLL clock driv-
ers, programmable set and reset on all flip-flops, fast carry
logic, and many other features.
Spartan-IIE Family Compared to Spartan-II
Family
Higher density and more I/O
Higher performance
Unique pinouts in cost-effective packages
Differential signaling
-
LVDS, Bus LVDS, LVPECL
V
CCINT
= 1.8V
-
Lower power
-
5V tolerance with 100
external resistor
-
3V tolerance directly
PCI, LVTTL, and LVCMOS2 input buffers powered by
V
CCO
instead of V
CCINT
Unique larger bitstream
Figure 1:
Basic Spartan-IIE Family FPGA Block Diagram
DLL
DLL
DLL
DLL
B
B
B
B
I/O LOGIC
DS077_01_102201
相關(guān)PDF資料
PDF描述
XC2S150E-7PQ208C Spartan-IIE 1.8V FPGA Family
XC2S100E-6TQ144C CLAMP
XC2S100E-6TQ144I CLAMP
XC2S100E-7FG456C CLAMP
XC2S100E-7FG456I CLAMP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC2S600E 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-IIE FPGA
XC2S600E-6FG456C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-IIE FPGA
XC2S600E-6FG456I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
XC2S600E-6FG456Q 功能描述:IC FPGA SPARTAN-IIE 456FPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-IIE 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC2S600E-6FG676C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA