- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374964 > XC1704LVQ44I (XILINX INC) Configuration PROMs PDF資料下載
參數(shù)資料
| 型號： | XC1704LVQ44I |
| 廠商： | XILINX INC |
| 元件分類： | DRAM |
| 英文描述： | Configuration PROMs |
| 中文描述： | 4M X 1 CONFIGURATION MEMORY, PQFP44 |
| 封裝： | PLASTIC, VQFP-44 |
| 文件頁數(shù)： | 2/12頁 |
| 文件大?。?/td> | 124K |
| 代理商： | XC1704LVQ44I |
XC1700E and XC1700L Series Configuration PROMs
2
1-800-255-7778Product SpecificationR
Pin Description
DATA
Data output is in a high-impedance state when either CE or
OE are inactive. During programming, the DATA pin is I/O.
Note that OE can be programmed to be either active High or
active Low.
CLK
Each rising edge on the CLK input increments the internal
address counter, if both CE and OE are active.
RESET/OE
When High, this input holds the address counter reset and
puts the DATA output in a high-impedance state. The polar-
ity of this input pin is programmable as either RESET/OE or
OE/RESET. To avoid confusion, this document describes
the pin as RESET/OE, although the opposite polarity is pos-
sible on all devices. When RESET is active, the address
counter is held at "0", and puts the DATA output in a
high-impedance state. The polarity of this input is program-
mable. The default is active High RESET, but the preferred
option is active Low RESET, because it can be driven by the
FPGAs INIT pin.
The polarity of this pin is controlled in the programmer inter-
face. This input pin is easily inverted using the Xilinx
HW-130 Programmer. Third-party programmers have differ-
ent methods to invert this pin.
CE
When High, this pin disables the internal address counter,
puts the DATA output in a high-impedance state, and forces
the device into low-I
CC
standby mode.
CEO
Chip Enable output, to be connected to the CE input of the
next PROM in the daisy chain. This output is Low when the
CE and OE inputs are both active AND the internal address
counter has been incremented beyond its Terminal Count
(TC) value. In other words: when the PROM has been read,
CEO will follow CE as long as OE is active. When OE goes
inactive, CEO stays High until the PROM is reset. Note that
OE can be programmed to be either active High or active
Low.
V
PP
Programming voltage. No overshoot above the specified
max voltage is permitted on this pin. For normal read oper-
ation, this pin must be connected to V
CC
. Failure to do so
may lead to unpredictable, temperature-dependent opera-
tion and severe problems in circuit debugging. Do not leave
V
PP
floating!
V
CC
and GND
Positive supply and ground pins.
PROM Pinouts
Capacity
Pin Name
8-pin
PDIP
SOIC
VOIC
20-pin
SOIC
20-pin
PLCC
44-pin
VQFP
44-pin
PLCC
DATA
1
1
2
40
2
CLK
2
3
4
43
5
RESET/OE
(OE/RESET)
3
8
6
13
19
CE
4
10
8
15
21
GND
5
11
10
18, 41
24, 3
CEO
6
13
14
21
27
V
PP
7
18
17
35
41
V
CC
8
20
20
38
44
Devices
Configuration Bits
XC1704L
4,194,304
XC1702L
2,097,152
XC1701/L
1,048,576
XC17512L
524,288
XC1736E
36,288
XC1765E/EL
65,536
XC17128E/EL
131,072
XC17256E/EL
262,144
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC17128ELPC20C | Configuration PROMs |
| XC17128ELPC20I | Configuration PROMs |
| XC17128ELPD8C | Configuration PROMs |
| XC17128ELPD8I | Configuration PROMs |
| XC17128ELVO8C | Configuration PROMs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC17128DDD8M | 制造商:Xilinx 功能描述: |
| XC17128D-PC20C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configuration EPROM |
| XC17128D-PC20I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configuration EPROM |
| XC17128DPD8 | 制造商:Xilinx 功能描述: |
| XC17128DPD8C | 制造商:Xilinx 功能描述:EPROM, 128K x 1, 8 Pin, Plastic, DIP |
發(fā)布緊急采購，3分鐘左右您將得到回復。