參數(shù)資料
型號(hào): XA3S100E-4VQG100Q
廠商: Xilinx Inc
文件頁(yè)數(shù): 5/37頁(yè)
文件大?。?/td> 0K
描述: IC FPGA SPARTAN-3E 100K 100-VQFP
標(biāo)準(zhǔn)包裝: 90
系列: Spartan®-3E XA
LAB/CLB數(shù): 240
邏輯元件/單元數(shù): 2160
RAM 位總計(jì): 73728
輸入/輸出數(shù): 66
門數(shù): 100000
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 125°C
封裝/外殼: 100-TQFP
供應(yīng)商設(shè)備封裝: 100-VQFP(14x14)
DS635 (v2.0) September 9, 2009
Product Specification
13
R
Differential I/O Standards
Table 11: Recommended Operating Conditions for User I/Os Using Differential Signal Standards
IOSTANDARD
Attribute
VCCO for Drivers(1)
VID
VICM
Min (V)
Nom (V)
Max (V)
Min
(mV)
Nom
(mV)
Max
(mV)
Min (V)
Nom (V)
Max (V)
LVDS_25
2.375
2.50
2.625
100
350
600
0.30
1.25
2.20
BLVDS_25
2.375
2.50
2.625
100
350
600
0.30
1.25
2.20
MINI_LVDS_25
2.375
2.50
2.625
200
-
600
0.30
-
2.2
LVPECL_25(2)
Inputs Only
100
800
1000
0.5
1.2
2.0
RSDS_25
2.375
2.50
2.625
100
200
-
0.3
1.20
1.4
DIFF_HSTL_I_18
1.7
1.8
1.9
100
-
0.8
-
1.1
DIFF_HSTL_III_18
1.7
1.8
1.9
100
-
0.8
-
1.1
DIFF_SSTL18_I
1.7
1.8
1.9
100
-
0.7
-
1.1
DIFF_SSTL2_I
2.3
2.5
2.7
100
-
1.0
-
1.5
Notes:
1.
The VCCO rails supply only differential output drivers, not input circuits.
2.
VREF inputs are not used for any of the differential I/O standards.
Table 12: DC Characteristics of User I/Os Using Differential Signal Standards
IOSTANDARD
Attribute
VOD
ΔVOD
VOCM
ΔVOCM
VOH
VOL
Min
(mV)
Typ
(mV)
Max
(mV)
Min
(mV)
Max
(mV)
Min
(V)
Typ
(V)
Max
(V)
Min
(mV)
Max
(mV)
Min
(V)
Max
(V)
LVDS_25
250
350
450
–1.125
–1.375
BLVDS_25
250
350
450
–1.20
MINI_LVDS_25
300
600
–50
1.0
–1.4
–50
RSDS_25
100
400
–1.1
–1.4
––
DIFF_HSTL_I_18
–VCCO – 0.4
0.4
DIFF_HSTL_III_18
–VCCO – 0.4
0.4
DIFF_SSTL18_I
VTT + 0.475
VTT – 0.475
DIFF_SSTL2_I
–VTT + 0.61 VTT – 0.61
Notes:
1.
The numbers in this table are based on the conditions set forth in Table 6, and Table 11.
2.
Output voltage measurements for all differential standards are made with a termination resistor (RT) of 100Ω across the N and P pins of the
differential signal pair. The exception is for BLVDS, shown in Figure 5 below.
3.
At any given time, no more than two of the following differential output standards may be assigned to an I/O bank: LVDS_25, RSDS_25,
MINI_LVDS_25
相關(guān)PDF資料
PDF描述
XC6SLX4-L1CPG196I IC FPGA SPARTAN 6 3K 196CPGBGA
XC3S200-4TQ144I IC FPGA SPARTAN 3 144TQFP
XC3S200-5TQG144C SPARTAN-3A FPGA 200K 144-TQFP
XC2S50E-6TQG144C IC SPARTAN-IIE FPGA 50K 144-TQFP
XC2S50E-6TQ144C IC FPGA 1.8V 384 CLB'S 144-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XA3S1200E-4FGG400I 功能描述:IC FPGA SPARTAN-3E 1200K 400-FBG RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-3E XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XA3S1200E-4FGG400Q 功能描述:IC FPGA SPARTAN-3E 1200K 400-FBG RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-3E XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XA3S1200E-4FTG256I 功能描述:IC FPGA SPARTAN3E 1200K 256FTBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-3E XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XA3S1200E-4FTG256Q 功能描述:IC FPGA SPARTAN3E 1200K 256FTBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan®-3E XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XA3S1400A 制造商:XILINX 制造商全稱:XILINX 功能描述:XA Spartan-3A Automotive FPGA Family Data Sheet