- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄245694 > W3HG264M72EEU665D6GG (WHITE ELECTRONIC DESIGNS CORP) 128M X 72 DDR DRAM MODULE, 0.45 ns, DMA240 PDF資料下載
參數(shù)資料
| 型號(hào)： | W3HG264M72EEU665D6GG |
| 廠(chǎng)商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 128M X 72 DDR DRAM MODULE, 0.45 ns, DMA240 |
| 封裝： | ROHS COMPLIANT, DIMM-240 |
| 文件頁(yè)數(shù)： | 9/11頁(yè) |
| 文件大小： | 700K |
| 代理商： | W3HG264M72EEU665D6GG |
WV3HG264M72EEU-D6
October 2006
Rev. 1
ADVANCED
7
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
DDR2 SDRAM COMPONENT AC TIMING PARAMETERS & SPECIFICATION
0°C ≤ TCASE < +85°C; VCCQ = + 1.8V ± 0.1V, VCC = +1.8V ± 0.1V
AC CHARACTERISTICS
806
665
534
403
PARAMETER
SYMBOL
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
Clock
Clock cycle time
CL = 6
tCK (6)
TBD
ps
CL = 5
tCK (5)
TBD
3000
8000
ps
CL = 4
tCK (4)
TBD
3750
8000
3,750
8,000
5,000
8,000
ps
CL = 3
tCK (3)
TBD
5000
8000
5,000
8,000
5,000
8,000
ps
CK high-level width
tCH
TBD
0.45
0.55
0.45
0.55
0.45
0.55
tCK
CK low-level width
tCL
TBD
0.45
0.55
0.45
0.55
0.45
0.55
tCK
Half clock period
tHP
TBD
MIN (tCH,
tCL)
MIN (tCH,
tCL)
MIN (tCH,
tCL)
ps
Data
DQ output access time from CK/CK#
tAC
TBD
-450
+450
-500
+500
-600
+600
ps
Data-out high-impedance window from
CK/CK#
tHZ
TBD
tAC (MAX)
ps
Data-out low-impedance window from
CK/CK#
tLZ
TBD
tAC (MIN)
tAC (MAX)
tAC (MIN)
tAC (MAX)
tAC (MIN)
tAC (MAX)
ps
DQ and DM input setup time relative to DQS
tDS
TBD
100
150
ps
DQ and DM input hold time relative to DQS
tDH
TBD
225
275
ps
A DQ and DM input pulse width (for each
input)
tDIPW
TBD
0.35
tCK
Data hold skew factor
tQHS
TBD
340
400
450
ps
DQ - DQS hold, DQS to rst DQ to go
nonvalid, per access
tQH
TBD
tHP - tQHS
ps
Data valid output window (DVW)
tDVW
TBD
tQH
- tDQSQ
tQH
- tDQSQ
tQH
- tDQSQ
ns
Data
Strobe
DQS input high pulse width
tDQSH
TBD
0.35
tCK
DQS input low pulse width
tDQSL
TBD
0.35
tCK
DQS output access time from CK/CK#
tDQSCK
TBD
-400
+400
-450
+450
-500
+500
ps
DQS falling edge to CK rising - setup time
tDSS
TBD
0.2
tCK
DQS falling edge from CK rising - hold time
tDSH
TBD
0.2
tCK
DQS - DQ skew, DQS to last DQ valid, per
group, per access
tDQSQ
TBD
240
300
350
ps
DQS read preamble
tRPRE
TBD
0.9
1.1
0.9
1.1
0.9
1.1
tCK
DQS read postamble
tRPST
TBD
0.4
0.6
0.4
0.6
0.4
0.6
tCK
DQS write preamble setup time
tWPRES
TBD
000
ps
DQS write preamble
tWPRE
TBD
0.35
tCK
DQS write postamble
tWPST
TBD
0.4
0.6
0.4
0.6
0.4
0.6
tCK
Write command to rst DQS latching
transition
tDQSS
TBD
WL
- 0.25
WL +
0.25
WL
- 0.25
WL +
0.25
WL
- 0.25
WL +
0.25
tCK
Address and control input pulse width for
each input
tIPW
TBD
0.6
tCK
NOTE:
AC specication is based on
SAMSUNG components. Other DRAM manufactures specication may be different.
Continued on next page
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WED3DG6319V10D2 | 16M X 64 SYNCHRONOUS DRAM MODULE, DMA168 |
| W7NCF02GH11ISBDG | 128M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC |
| W7NCF02GH11IS9BG | 128M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC |
| W7NCF02GH11CS8BG | 128M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC |
| W7NCF02GH11CSBFG | 128M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3HG64M72EER403AD7XG | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM |
| W3HG64M72EER534AD7XG | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM |
| W3HG64M72EER665AD7XG | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM |
| W3HG64M72EER806AD7XG | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM |
| W3HG64M72EER-AD7 | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。