參數(shù)資料
型號: UPD44165094AF5-E40Y-EQ2
元件分類: SRAM
英文描述: 2M X 9 QDR SRAM, 0.45 ns, PBGA165
封裝: 13 X 15 MM, PLASTIC, BGA-165
文件頁數(shù): 16/40頁
文件大?。?/td> 388K
代理商: UPD44165094AF5-E40Y-EQ2
23
Data Sheet
M17771EJ3V0DS
μPD44165084A, 44165094A, 44165184A, 44165364A
Read and Write Timing
K
Address
Data in
K#
24
6
13
5
7
TKHK#H TK#HKH
C
C#
TKHCH
NOP
READ
TKHKL
TKLKH
Q00
Q02
Data out
Q01
Q03
R#
W#
TKHKL
TKLKH
TCHQX1
TCHQX
TCHQZ
D10
D12
D11
D13
TDVKH TKHDX
TDVKH
TKHDX
TKHKH
TIVKH
TKHIX
TAVKH
TKHAX
CQ
CQ#
TCHQV
TCHCQX
TCHCQV
TCHCQX
TCHCQV
WRITE
NOP
Qx3
TCHQX
TCHQV
WRITE
TIVKH
TKHIX
A0
A1
A2
A3
D30
D32
D31
D33
Q20
Q22
Q21
Q23
Qx2
TKHK#H TK#HKH
TKHCH
TKHKH
TCQHQV
TCQHQX
Remarks 1. Q00 refers to output from address A0+0.
Q01 refers to output from the next internal burst address following A0,i.e.,A0+1.
2. Outputs are disabled (high impedance) 3.5 clocks after the last READ (R# = LOW) is input in the
sequences of [READ]-[NOP]-[NOP], [READ]-[WRITE]-[NOP] and [READ]-[NOP]-[WRITE].
3. In this example, if address A2 = A1, data Q20 = D10, Q21 = D11, Q22 = D12 and Q23 = D13.
Write data is forwarded immediately as read results.
<R>
相關PDF資料
PDF描述
UPD44325084F5-E50-EQ2-A 4M X 8 QDR SRAM, 0.45 ns, PBGA165
UPFS120P P-CHANNEL, Si, SMALL SIGNAL, MOSFET
UPL40-U1BT CABLE TERMINATED, MALE, TNC CONNECTOR, PLUG
UPN2AS FEMALE-FEMALE-MALE, RF Y ADAPTER
UPRLED630 SINGLE COLOR LED, BRIGHT RED, 1.4732 mm
相關代理商/技術參數(shù)
參數(shù)描述
UPD44165094BF5-E40-EQ3-A 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 18M-Bit 2M x 9-Bit 0.45ns 165-Pin BGA
UPD44165362BF5-E40-EQ3 制造商:Renesas Electronics Corporation 功能描述:UPD44165362BF5-E40-EQ3 - Trays
UPD44165362BF5-E40-EQ3-A 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 18M-Bit 512K x 36 0.45ns 165-Pin BGA
UPD44321182GF-A50(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD44324182BF5-E40-FQ1-A 制造商:Renesas Electronics Corporation 功能描述:RENUPD44324182BF5-E40-FQ1-A 36M-BIT(2M-W