參數(shù)資料
型號: UPD43256BGW-B15X-9JL
元件分類: SRAM
英文描述: 32K X 8 STANDARD SRAM, 150 ns, PDSO28
封裝: 8 X 13.40 MM, PLASTIC, TSOP1-28
文件頁數(shù): 4/20頁
文件大?。?/td> 269K
代理商: UPD43256BGW-B15X-9JL
12
μPD43256B-X
Data Sheet M11012EJ7V0DS
Write Cycle Timing Chart 1 (/WE Controlled)
tWC
tCW
tWHZ
tDW
tDH
tOW
Indefinite data out
High
impe-
dance
High
impe-
dance
Data in
Indefinite data out
Address (Input)
/CS (Input)
I/O (Input / Output)
tAW
tWP
tAS
tWR
/WE (Input)
Cautions 1. /CS or /WE should be fixed to high level during address transition.
2. When I/O pins are in the output state, do not apply to the I/O pins signals that are
opposite in phase with output signals.
Remarks 1. Write operation is done during the overlap time of a low level /CS and a low level /WE.
2. When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level,
read operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance.
3. If /CS changes to low level at the same time or after the change of /WE to low level, the I/O pins
will remain high impedance state.
相關PDF資料
PDF描述
UPD44165094AF5-E40Y-EQ2 2M X 9 QDR SRAM, 0.45 ns, PBGA165
UPD44325084F5-E50-EQ2-A 4M X 8 QDR SRAM, 0.45 ns, PBGA165
UPFS120P P-CHANNEL, Si, SMALL SIGNAL, MOSFET
UPL40-U1BT CABLE TERMINATED, MALE, TNC CONNECTOR, PLUG
UPN2AS FEMALE-FEMALE-MALE, RF Y ADAPTER
相關代理商/技術(shù)參數(shù)
參數(shù)描述
UPD43256GU-15L 制造商:NEC Electronics Corporation 功能描述:Static RAM, 32Kx8, 28 Pin, Plastic, SOP
UPD434008ALLE-A15 制造商:NEC Electronics Corporation 功能描述:512K X 8 STANDARD SRAM, 15 ns, PDSO36
UPD44164182AF5-E37Y-EQ2-A 制造商:Renesas Electronics Corporation 功能描述:UPD44164182A Series 18 Mbit (1 M x 18 ) 270 MHz 0.3 ns DDRII SRAM - BGA-165
UPD44164182F5-E50-EQ1 制造商:Renesas Electronics Corporation 功能描述:UPD44164182 Series 18 Mb (1 M x 18 ) 200 MHz 5 ns DDRII SRAM - BGA-165
UPD44164362F5-E60-EQ1ES 制造商:NEC Electronics Corporation 功能描述: