- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384031 > TTRN0110G (Lineage Power) 10 Gbits/s Clock Synthesizer, 16:1 Data Multiplexer(10 G位/秒時(shí)鐘合成器，16:1數(shù)據(jù)多路復(fù)用器) PDF資料下載
參數(shù)資料
| 型號(hào)： | TTRN0110G |
| 廠商： | Lineage Power |
| 英文描述： | 10 Gbits/s Clock Synthesizer, 16:1 Data Multiplexer(10 G位/秒時(shí)鐘合成器，16:1數(shù)據(jù)多路復(fù)用器) |
| 中文描述： | 10 Gb /秒時(shí)鐘合成器，16:1數(shù)據(jù)復(fù)用器（10政位/秒時(shí)鐘合成器，16:1數(shù)據(jù)多路復(fù)用器） |
| 文件頁數(shù)： | 16/30頁 |
| 文件大小： | 633K |
| 代理商： | TTRN0110G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
TTRN0110G
10 Gbits/s Clock Synthesizer, 16:1 Data Multiplexer
Advance Data Sheet
August 2000
16
Lucent Technologies Inc.
Clocking Modes and Timing Adjustments
(continued)
Contradirectional Clocking Mode (CLKMOD[1:0] = 01, PHADJ[1:0], EXTCNTR)
In the contradirectional clocking mode (CLKMOD[1:0] = 01) the TTRN0110G device sends a 622 MHz clock with
one of four user-selectable phases out to the upstream device for clocking the data toward the TTRN0110G. The
user can program PHADJ[1:0] to adjust the phase of CK622P/N as a function of PWB layout and upstream device
propagation delay in order to meet the setup and hold time of the 622 Mbits/s data input to the TTRN0110G.
PHADJ[1:0] changes the phase of the CK622P/N clock without changing the input data sampling time. PHADJ[1:0]
setting information is given in Table 8, and the phase relationship of CK622P/N for each PHADJ[1:0] setting is
shown in Figure 6.
Table 8. PHADJ Settings for CK622 Output Clock (Contraclocking Mode)
In this mode, the TTRN0110G input data still passes though the data buffer described in the forward directional
clocking sections, however, there will no longer be any phase drift or overflow since the CK622P/N output serves
as the master clock for the upstream device. The read and write addresses for the data buffer are initially reset
at the time the PLL acquires lock and the loss of lock indicator transitions from the out-of-lock condition to the in-
lock condition. After LCKLOSSN goes high the buffer will be recentered and data integrity will be obtained within
approximately 2
μ
s.
5-8064(F).r2
Figure 6. CK622 Phase Relation vs. PHADJ Setting
Input Pins
Phase
PHADJ[1]
0
1
1
0
PHADJ[0]
0
1
0
1
(See part A of Figure 6.)
(See part B of Figure 6.)
(See part C of Figure 6.)
(See part D of Figure 6.)
A. (0 DEG.)
B. (–90 DEG.)
C. (–180 DEG.)
D. (–270 DEG.)
TIME
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TUA-6034 | 3-Band Digital TV / Set-Top-Box Tuner IC TAIFUN |
| TUA6034-T | MB 6C 6#20 SKT PLUG |
| TUA6034-V | MB 10C 10#20 PIN PLUG |
| TUA6034 | 3-Band Digital TV / Set-Top-Box Tuner IC |
| TUA6036 | 3-Band Digital TV / Set-Top-Box Tuner IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TTRN012G5 | 制造商:AGERE 制造商全稱:AGERE 功能描述:TTRN012G5 (2.5 Gbits/s) and TTRN012G7 (2.5 Gbits/s and 2.7 Gbits/s) Clock Synthesizer, 16:1 Data Multiplexer |
| TTRN012G53XE1 | 制造商:AGERE 制造商全稱:AGERE 功能描述:TTRN012G5 (2.5 Gbits/s) and TTRN012G7 (2.5 Gbits/s and 2.7 Gbits/s) Clock Synthesizer, 16:1 Data Multiplexer |
| TTRN012G7 | 制造商:AGERE 制造商全稱:AGERE 功能描述:TTRN012G5 (2.5 Gbits/s) and TTRN012G7 (2.5 Gbits/s and 2.7 Gbits/s) Clock Synthesizer, 16:1 Data Multiplexer |
| TTRN012G73XE1 | 制造商:AGERE 制造商全稱:AGERE 功能描述:TTRN012G5 (2.5 Gbits/s) and TTRN012G7 (2.5 Gbits/s and 2.7 Gbits/s) Clock Synthesizer, 16:1 Data Multiplexer |
| TTR-RED | 功能描述:打印機(jī) Ribbon, Resin, 4.33" W x 299’ L, for use RoHS:否 制造商:Seiko Instruments 產(chǎn)品:Printer 電源電壓: 每行點(diǎn)數(shù):9 x 320 打印速度:52.5 cps, 80 cps 紙張寬度:112 mm |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。