參數(shù)資料
型號: TriCore
廠商: SIEMENS AG
英文描述: 32-bit microcontrollers(32位微控制器)
中文描述: 32位微控制器(32位微控制器)
文件頁數(shù): 15/17頁
文件大小: 117K
代理商: TRICORE
How to use the
Watchdog Timer of the TriCore
15 of 17
AP3219 Rel.02
7
Three registers are provided with the Watchdog Timer unit (WDT): WDTCON0,
WDTCON1, and WDTSR.
WDT Register Overview
Table 1
WDT Address Map
Address
0xF000 0028
0xF000 0024
0xF000 0020
Name
WDTSR
WDTCON1
WDTCON0
Description
Watchdog Timer Status Register
Watchdog Timer Control Register 1
Watchdog Timer Control Register 0
Block
PWR
PWR
PWR
Read
U; SV
U; SV
U; SV
Write
U; SV; NC
SV; E
SV; PW
WDTCON0
Watchdog Control Register
Reset Value: 0xFFFC.0002
Symbol
WDTREL
Position
WDTCON0[31:16]
Type
Rw
Value
Function
Reload Value for the Watchdog Timer. If the Watchdog Timer is enabled, it
will start counting from this value after a correct Watchdog service. This field
must be written with the same value during a password access. It can be
modified during a modify access to WDTCON0.
WDTPW
WDTCON0[15:8]
Rw
User-Definable Password Field for Access to WDTCON0. Must be written
with the same value during a password access. It can be modified during a
modify access to WDTCON0.
Hardware Password 1. This field must be written to 1111b during both, a
password access and a modify access to WDTCON0. When read these bits
always return 0.
WDTHPW1
WDTCON0[7:4]
W
WDTHPW0
WDTCON0[3:2]
W
Hardware Password 0. This field must be written to the value of bits WDTDR
and WDTIR in register WDTCON1 during a password access. WDTHPW0
must be written to 00b during a modify access to WDTCON0. When read,
these bits always return 0.
WDTLCK
WDTCON0[1]
Rw
0
1
Lock bit to Control Access to WDTCON0.
Register WDTCON0 is unlocked.
Register WDTCON0 is locked.
WDTLCK must be reset to 0 during the password access to WDTCON0 and
set to 1 during the modify access to WDTCON0 (the inverted value of
WDTLCK always must be written to this bit). WDTLCK is controlled by
hardware and is cleared after a successful password access to WDTCON0
and automatically set again after a successful modify access to WDTCON0.
The value written to this bit location is only used for the protection
mechanism and is not stored.
ENDINIT
WDTCON0[0]
Rw
0
1
End-of-Initialization Control Bit.
Access to Endinit-protected registers is permitted.
Access to Endinit-protected registers is not permitted.
ENDINIT controls the access to critical system registers. Must be written with
the same value during a password access.Can be modified during a modify
access to WDTCON0.
相關(guān)PDF資料
PDF描述
TRR-8A33 Connectorized High-speed GaAs PIN
TRS1722 KIT INSULATED TERMINAL
TRS1755 33+3/4X66FT PLSTC TAPE
TRS1766 HIGH SENSITIVITY REFLECTIVE COLOR SENSOR WITH LIGHTTOVOLTAGE CONVERTERS
TRU-600 TRU-600
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TRIDENT SAMPLE CASE 制造商:ITT Interconnect Solutions 功能描述:TRIDENT SAMPLE CASE / 192993-3000 / Trident
TRIG26362-I 制造商:Pass & Seymour/Legrand 功能描述:IG TR DECOR RECEPT 20A 125V IV
TRIG5362-REDSP 制造商:Pass & Seymour/Legrand 功能描述:IG SPD RECP TR 20A/125V ALARM RED
TRIG8300-RED 制造商:Pass & Seymour/Legrand 功能描述:HG IG TR DUP RECEPT 20A 125V RED
TRIG8300-W 制造商:Pass & Seymour/Legrand 功能描述:HG IG TR DUP RECEPT 20A 125V WH