- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385015 > TRC102 (RF Monolithics, Inc.) 400-1000MHz RF Transceiver PDF資料下載
參數(shù)資料
| 型號： | TRC102 |
| 廠商： | RF Monolithics, Inc. |
| 英文描述： | 400-1000MHz RF Transceiver |
| 中文描述： | 400 - 1000MHz的射頻收發(fā)器 |
| 文件頁數(shù)： | 22/40頁 |
| 文件大?。?/td> | 449K |
| 代理商： | TRC102 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
22
Baseband Filter Register
[POR=C22Ch]
Bit Bit Bit Bit Bit Bit Bit Bit
15 14 13 12 11 10
1
1
0
0
0
The Baseband Filter Register configures:
Clock Recovery lock control
Baseband Filter type, Digital or Analog RC
Data Quality Detect Threshold parameter
Bit [15..8] - Command Code
: These bits are the command code that is sent serially to the processor that
identifies the bits to be written to the Baseband Filter Register.
Bit [7] – Automatic Clock Recovery Lock
: When set, this bit configures the CR (clock recovery) lock
control to automatic. In this setting the clock recovery will startup in “Fast” mode and automatically switch
to “Slow” mode after locking. See Bit [6] description for details of “Fast” and “Slow” modes.
Bit [6] – Manual Clock Recovery Lock Control
: When set, this bit configures the CR lock to “Fast”
mode. “Fast” mode requires a preamble of at least 6 to 8 bits to determine the clock rate, then locks.
When cleared, this bit configures the CR lock to “Slow” mode. “Slow” mode takes a little longer in that it
requires a preamble of at least 12 to 16 bits to determine the clock rate, then locks. Use of the “Slow”
mode requires more accurate bit timing. See Data Rate Setup Register for the relationship of data rate
and CR.
Bit [5] – Not Used
. Write a “1”.
Bit [4] – Filter Type
: When set, this bit configures the baseband filter as a Digital filter. The Digital filter is
a digital version of a simple RC lowpass filter followed by a comparator with hysteresis. The time
constant for the Digital filter is automatically calculated internally based on the bit rate as set in the Data
Rate Setup Register.
When cleared, this bit configures the baseband filter as an Analog RC lowpass filter. The baseband
signal is fed to pin 7 thru an internal 10K Ohm resistor. The lowpass cutoff frequency is set by the
external capacitor connected from pin 7 to GND. To calculate the baseband capacitor value for a given
data rate, use:
C
FILT
= 1 / (30,000*Data Rate)
Bit [3] - Not Used
. Write a “1”.
Bit [2..0] – Data Quality Detect Threshold
: The threshold parameter should be set less than four (<4) in
order for the Data Quality Detector to report good signal quality in the case that the bit rate is close to the
deviation. As the data rate << deviation, a higher threshold parameter is permitted and may report good
signal quality.
Bit
7
Bit
6
Bit
5
1
Bit
4
FILT
Bit
3
1
Bit
2
Bit
1
Bit
0
9
1
8
0
0
CRLK
CRLC
DQLVL2 DQLVL1 DQLVL0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TRF2052 | LOW-VOLTAGE 2-GHz SYNTHESIZER |
| TRF2052PW | LOW-VOLTAGE 2-GHz SYNTHESIZER |
| TRF2432_07 | Dual-Band IQ/IF TRANSCEIVER WITH DUAL VCO SYNTHESIZERS |
| TriCore | 32-bit microcontrollers(32位微控制器) |
| TRR-8A33 | Connectorized High-speed GaAs PIN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TRC1028 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100M Single Port Transformer Modules |
| TRC103 | 功能描述:射頻接收器 Transceiver 868-960 MHz, Multi-chnl FSK RoHS:否 制造商:Skyworks Solutions, Inc. 類型:GPS Receiver 封裝 / 箱體:QFN-24 工作頻率:4.092 MHz 工作電源電壓:3.3 V 封裝:Reel |
| TRC1036 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100M Single Port Transformer Modules |
| TRC104 | 功能描述:射頻收發(fā)器 Transceiver 2.4 GHz Multi-channel GFSK RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
| TRC1044 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100M Single Port Transformer Modules |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。