參數(shù)資料
型號: TRC102
廠商: RF Monolithics, Inc.
英文描述: 400-1000MHz RF Transceiver
中文描述: 400 - 1000MHz的射頻收發(fā)器
文件頁數(shù): 13/40頁
文件大?。?/td> 449K
代理商: TRC102
13
Status Register
(Read Only)
Bit
Bit
14
13
Bit
15
Bit
12
Bit
11
Bit
10
Bit
9
Bit
8
Bit
7
Bit
6
Bit
5
Bit
4
Bit
3
Bit
2
Bit
1
Bit
0
FIFTXRX
POR
FIFOV/UR
WKINT
INTRST
LB
FIFEMP
RSSI/AT
GDQD
CRLCK
AFATGL
OFFSGN
OFF3
OFF2
OFF1
OFF0
The Status Register provides feedback for:
FIFO ready/full/empty/under run/overwrite
POR
Interrupt state
Low Battery
Good Data Quality
Digital RSSI signal level
Clock Recovery
Frequency Offset value and sign
AFA
Note
: The Status Register read command begins with a logic ‘0’ where all other register commands begin with a logic ‘1’.
Bit [15]:FIFTXRX
– When set, indicates the transmit register is ready to receive the next byte for transmission (Transmit Mode) or
that the Rx FIFO has reached the preprogrammed limit (Receive Mode). This bit is multiplexed and dependent
on whether you are in the respective Transmit or Receive mode. (Cleared when FIFO read).
Bit [14]:POR
– When set, Power-on Reset occurred. (Cleared after Status Reg read).
Bit [13]:FIFOV/UR
– When set, indicates transmit register under run or register overwrite (Transmit Mode) or receive FIFO overflow
(Receive Mode). (Cleared after Status Reg read).
Bit [12]:WKINT
– When set, indicates a Wake-up timer overflow. (Cleared after Status Reg read).
Bit [11]:INTRST
– When set, indicates a High to Low logic level change on interrupt pin (pin 16). (Cleared after Status Reg read).
Bit [10]:LB
– When set, indicates the supply voltage is below the preprogrammed limit. See Battery Detect Threshold and Clock
Output Register.
Bit [9]:FIFEMP
– When set, indicates receive FIFO is empty.
Bit [8]:RSSI(Rx)
– When set and chip in receive mode, this bit indicates that the incoming RF signal is above the preprogrammed
Digital RSSI limit.
AT(TX
) – When in transmit mode this bit indicates that the antenna tuning circuit has detected a strong enough RF signal.
Bit [7]:GDQD
– When set, indicates good data quality.
Bit [6]:CRLCK
– When set, indicates Clock Recovery is locked.
Bit [5]:AFATGL
– For each AFC cycle run, this bit will toggle between logic ‘1’ and logic ‘0’.
Bit [4]:OFFSGN
– Indicates the difference in frequency is higher (logic ‘1’) or lower (logic ‘0’) than the chip frequency.
Bit [3..0]:OFF[3..0]
– The offset value to be added to the frequency control word (internal PLL).
To read the status register, initiate a command beginning with a ‘0’ and read the remaining bits on the SDO line. All other
commands begin with a ‘1’ so the TRC102 recognizes a command vs. status. See figure 4 for timing reference.
Figure 4. Status Read Timing
nCS
相關(guān)PDF資料
PDF描述
TRF2052 LOW-VOLTAGE 2-GHz SYNTHESIZER
TRF2052PW LOW-VOLTAGE 2-GHz SYNTHESIZER
TRF2432_07 Dual-Band IQ/IF TRANSCEIVER WITH DUAL VCO SYNTHESIZERS
TriCore 32-bit microcontrollers(32位微控制器)
TRR-8A33 Connectorized High-speed GaAs PIN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TRC1028 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100M Single Port Transformer Modules
TRC103 功能描述:射頻接收器 Transceiver 868-960 MHz, Multi-chnl FSK RoHS:否 制造商:Skyworks Solutions, Inc. 類型:GPS Receiver 封裝 / 箱體:QFN-24 工作頻率:4.092 MHz 工作電源電壓:3.3 V 封裝:Reel
TRC1036 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100M Single Port Transformer Modules
TRC104 功能描述:射頻收發(fā)器 Transceiver 2.4 GHz Multi-channel GFSK RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray
TRC1044 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100M Single Port Transformer Modules