- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382641 > TMS320LF2406PGS (Texas Instruments, Inc.) DSP CONTROLLERS PDF資料下載
參數(shù)資料
| 型號： | TMS320LF2406PGS |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | DSP CONTROLLERS |
| 中文描述： | DSP控制器 |
| 文件頁數(shù)： | 13/115頁 |
| 文件大?。?/td> | 1511K |
| 代理商： | TMS320LF2406PGS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁
SPRS094I APRIL 1999 REVISED SEPTEMBER 2003
13
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
pin functions (continued)
Table 2. LF240x Pin List and Package Options
(Continued)
PIN NAME
LF2407
LF2406
LF2402
DESCRIPTION
OSCILLATOR, PLL, FLASH, BOOT, AND MISCELLANEOUS (CONTINUED)
PLLF
11
9
38
Filter input 1
PLLF2
10
8
37
Filter input 2
VCCP (5V)
58
40
60
Flash programming voltage pin. This pin must be connected to a 5-V supply for
Flash programming. The Flash cannot be programmed if this pin is connected
to GND. When not programming the Flash (i.e., during normal device
operation), this pin can either be left connected to the 5-V supply or it can be tied
to GND. This pin must not be left floating at any time. Do not use any
current-limiting resistor in series with the 5-V supply on this pin. This pin is a “no
connect” (NC) on ROM parts and can be left open.
TP1 (Flash)
60
42
61
Flash array test pin.
Do not connect.
TP2 (Flash)
63
44
62
Flash array test pin
. Do not connect.
BIO
/IOPC1
119
85
Branch control input. BIO is polled by the
BCND pma,BIO
instruction. If BIO is
low, a branch is executed. If BIO is not used, it should be pulled high. This pin
is configured as a branch control input by all device resets. It can be used as
a GPIO, if not used as a branch control input.
(
↑
)
EMULATION AND TEST
EMU0
90
61
7
Emulator I/O #0 with internal pullup. When TRST is driven high, this pin is used
as an interrupt to or from the emulator system and is defined as input/output
through the JTAG scan.
(
↑
)
Emulator pin 1. Emulator pin 1 disables all outputs. When TRST is driven high,
EMU1/OFF is used as an interrupt to or from the emulator system and is defined
as an input/output through the JTAG scan. When TRST is driven low, this pin
is configured as OFF. EMU1/OFF, when active low, puts all output drivers in the
high-impedance state. Note that OFF is used exclusively for testing and
emulation purposes (not for multiprocessing applications). Therefore, for the
OFF condition, the following apply:
TRST = 0
EMU0 = 1
EMU1/OFF = 0
(
↑
)
(
↑
)
JTAG test data input (TDI) with internal pullup. TDI is clocked into the selected
register (instruction or data) on a rising edge of TCK.
EMU1/OFF
91
62
8
TCK
135
94
29
JTAG test clock with internal pullup
TDI
139
96
30
(
↑
)
TDO
142
99
31
JTAG scan out, test data output (TDO). The contents of the selected register
(instruction or data) is shifted out of TDO on the falling edge of TCK.
(
↓
)
TMS
144
100
32
JTAG test-mode select (TMS) with internal pullup. This serial control input is
clocked into the TAP controller on the rising edge of TCK.
(
↑
)
TMS2
36
25
48
JTAG test-mode select 2 (TMS2) with internal pullup. This serial control input
is clocked into the TAP controller on the rising edge of TCK. Used for test and
emulation only. This pin can be left unconnected in user applications. If the PLL
bypass mode is desired, TMS2, TMS, and TRST should be held low during
reset.
(
↑
)
Bold, italicized pin names
indicate pin function after reset.
GPIO General-purpose input/output pin. All GPIOs come up as input after reset.
§It is highly recommended that VCCA be isolated from the digital supply voltage (and VSSA from digital ground) to maintain the specified accuracy
and improve the noise immunity of the ADC.
Only when all of the following conditions are met: EMU1/OFF is low, TRST is low, and EMU0 is high
#No power supply pin (VDD, VDDO, VSS, or VSSO) should be left unconnected. All power supply pins must be connected appropriately for proper
device operation.
LEGEND:
↑
Internal pullup
↓
Internal pulldown
(Typical active pullup/pulldown value is
±
16
μ
A.)
相關PDF資料 |
PDF描述 |
|---|---|
| TMS320LF2407PZS | DSP CONTROLLERS |
| TMS320LF2407PGS | DSP CONTROLLERS |
| TMS320SP5410AGGU12 | Fixed-Point Digital Signal Processor |
| TMS320SP5410AZGU12 | Fixed-Point Digital Signal Processor |
| TMS32C6411ZLZA6E3 | FIXED-POINT DIGITAL SIGNAL PROCESSORS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320LF2406PZA | 制造商:Texas Instruments 功能描述:DSP FIX PT 16BIT 30MHZ 30MIPS 100LQFP - Trays |
| TMS320LF2406PZS | 制造商:Texas Instruments 功能描述: |
| TMS320LF2407APG | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 16-Point Fixed DSP with Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| TMS320LF2407APGEA | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 16-Bit Fixed Point DSP with Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| TMS320LF2407APGEA | 制造商:Texas Instruments 功能描述:16BIT DSP FLASH SMD 320LF2407 |
發(fā)布緊急采購，3分鐘左右您將得到回復。