參數(shù)資料
型號(hào): TMS320LF2402PGES
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號(hào)處理
英文描述: DSP CONTROLLERS
中文描述: DSP控制器
文件頁(yè)數(shù): 13/115頁(yè)
文件大?。?/td> 1511K
代理商: TMS320LF2402PGES
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)
SPRS094I APRIL 1999 REVISED SEPTEMBER 2003
13
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
pin functions (continued)
Table 2. LF240x Pin List and Package Options
(Continued)
PIN NAME
LF2407
LF2406
LF2402
DESCRIPTION
OSCILLATOR, PLL, FLASH, BOOT, AND MISCELLANEOUS (CONTINUED)
PLLF
11
9
38
Filter input 1
PLLF2
10
8
37
Filter input 2
VCCP (5V)
58
40
60
Flash programming voltage pin. This pin must be connected to a 5-V supply for
Flash programming. The Flash cannot be programmed if this pin is connected
to GND. When not programming the Flash (i.e., during normal device
operation), this pin can either be left connected to the 5-V supply or it can be tied
to GND. This pin must not be left floating at any time. Do not use any
current-limiting resistor in series with the 5-V supply on this pin. This pin is a “no
connect” (NC) on ROM parts and can be left open.
TP1 (Flash)
60
42
61
Flash array test pin.
Do not connect.
TP2 (Flash)
63
44
62
Flash array test pin
. Do not connect.
BIO
/IOPC1
119
85
Branch control input. BIO is polled by the
BCND pma,BIO
instruction. If BIO is
low, a branch is executed. If BIO is not used, it should be pulled high. This pin
is configured as a branch control input by all device resets. It can be used as
a GPIO, if not used as a branch control input.
(
)
EMULATION AND TEST
EMU0
90
61
7
Emulator I/O #0 with internal pullup. When TRST is driven high, this pin is used
as an interrupt to or from the emulator system and is defined as input/output
through the JTAG scan.
(
)
Emulator pin 1. Emulator pin 1 disables all outputs. When TRST is driven high,
EMU1/OFF is used as an interrupt to or from the emulator system and is defined
as an input/output through the JTAG scan. When TRST is driven low, this pin
is configured as OFF. EMU1/OFF, when active low, puts all output drivers in the
high-impedance state. Note that OFF is used exclusively for testing and
emulation purposes (not for multiprocessing applications). Therefore, for the
OFF condition, the following apply:
TRST = 0
EMU0 = 1
EMU1/OFF = 0
(
)
(
)
JTAG test data input (TDI) with internal pullup. TDI is clocked into the selected
register (instruction or data) on a rising edge of TCK.
EMU1/OFF
91
62
8
TCK
135
94
29
JTAG test clock with internal pullup
TDI
139
96
30
(
)
TDO
142
99
31
JTAG scan out, test data output (TDO). The contents of the selected register
(instruction or data) is shifted out of TDO on the falling edge of TCK.
(
)
TMS
144
100
32
JTAG test-mode select (TMS) with internal pullup. This serial control input is
clocked into the TAP controller on the rising edge of TCK.
(
)
TMS2
36
25
48
JTAG test-mode select 2 (TMS2) with internal pullup. This serial control input
is clocked into the TAP controller on the rising edge of TCK. Used for test and
emulation only. This pin can be left unconnected in user applications. If the PLL
bypass mode is desired, TMS2, TMS, and TRST should be held low during
reset.
(
)
Bold, italicized pin names
indicate pin function after reset.
GPIO General-purpose input/output pin. All GPIOs come up as input after reset.
§It is highly recommended that VCCA be isolated from the digital supply voltage (and VSSA from digital ground) to maintain the specified accuracy
and improve the noise immunity of the ADC.
Only when all of the following conditions are met: EMU1/OFF is low, TRST is low, and EMU0 is high
#No power supply pin (VDD, VDDO, VSS, or VSSO) should be left unconnected. All power supply pins must be connected appropriately for proper
device operation.
LEGEND:
Internal pullup
Internal pulldown
(Typical active pullup/pulldown value is
±
16
μ
A.)
相關(guān)PDF資料
PDF描述
TMS320LF2402PZA DSP CONTROLLERS
TMS320LF2402PZS DSP CONTROLLERS
TMS320LF2407PGA DSP CONTROLLERS
TMS320LF2406PGS DSP CONTROLLERS
TMS320LF2407PZS DSP CONTROLLERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320LF2402PGS 制造商:Rochester Electronics LLC 功能描述:CMOS 320LF2402 TQFP - Bulk 制造商:Texas Instruments 功能描述:DSP FIX PT 16BIT 30MHZ 30MIPS 64PQFP - Trays
TMS320LF2403APAG4 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC CMOS 320LF2403 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS320LF2403APAGA 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 16B FixedPt DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS320LF2403APAGA 制造商:Texas Instruments 功能描述:16BIT DSP FLASH SMD 320LF2403
TMS320LF2403APAGA 制造商:Texas Instruments 功能描述:Digital Signal Processor IC Leaded Proce