• <dfn id="ocf51"></dfn>
  • <var id="ocf51"><input id="ocf51"><dfn id="ocf51"></dfn></input></var>
    <i id="ocf51"></i>
  • <var id="ocf51"><input id="ocf51"></input></var>
    <li id="ocf51"><tbody id="ocf51"><sup id="ocf51"></sup></tbody></li>
  • <dfn id="ocf51"></dfn>
    <menuitem id="ocf51"><dd id="ocf51"><strong id="ocf51"></strong></dd></menuitem>
    • <dfn id="ocf51"><thead id="ocf51"><dfn id="ocf51"></dfn></thead></dfn>
      參數(shù)資料
      型號: TMP320LF2404AVFS
      廠商: Texas Instruments, Inc.
      元件分類: 數(shù)字信號處理
      英文描述: DSP CONTROLLERS
      中文描述: DSP控制器
      文件頁數(shù): 14/134頁
      文件大?。?/td> 1759K
      代理商: TMP320LF2404AVFS
      TMS320LF2407A,TMS320LF2406A,TMS320LF2403A,TMS320LF2402A
      TMS320LC2406A,TMS320LC2404A,TMS320LC2403A,TMS320LC2402A
      DSP CONTROLLERS
      SPRS145K
      JULY 2000
      REVISED AUGUST 2005
      14
      POST OFFICE BOX 1443
      HOUSTON, TEXAS 77251
      1443
      pin functions (continued)
      Table 2. LF240xA and LC240xA Pin List and Package Options
      (Continued)
      PIN NAME
      LF2407A
      (144-PGE)
      2406A
      (100-PZ)
      LC2404A
      (100-PZ)
      2403A,
      LC2402A
      (64-PAG)
      and
      2402A
      (64-PG)
      DESCRIPTION
      EXTERNAL INTERRUPTS, CLOCK (CONTINUED)
      XINT1/
      IOPA2
      23
      16
      16
      External user interrupt 1 or GPIO. Both XINT1 and XINT2
      are
      edge-sensitive.
      The
      programmable.
      (
      )
      edge
      polarity
      is
      XINT2/ADCSOC/
      IOPD0
      21
      15
      15
      42
      External user interrupt 2 and ADC start of conversion or
      GPIO. External “start-of-conversion” input for ADC/GPIO.
      Both XINT1 and XINT2 are edge-sensitive. The edge
      polarity is programmable.
      (
      )
      Clock output or GPIO. This pin outputs either the CPU clock
      (CLKOUT) or the watchdog clock (WDCLK). The selection
      is made by the CLKSRC bit (bit 14) of the system control
      and status register (SCSR). This pin can be used as a GPIO
      if not used as a clock output pin.
      CLKOUT
      /IOPE0
      73
      51
      51
      1
      (
      )
      PDPINTB
      137
      95
      95
      Power drive protection interrupt input. This interrupt, when
      activated, puts the PWM output pins (EVB) in the
      high-impedance state should motor drive/power converter
      abnormalities, such as overvoltage or overcurrent, etc.,
      arise. PDPINTB is a falling-edge-sensitive interrupt.
      (
      )
      OSCILLATOR, PLL, FLASH, BOOT, AND MISCELLANEOUS
      XTAL1/CLKIN
      123
      87
      87
      24
      PLL oscillator input pin. Crystal input to PLL/clock source
      input to PLL. XTAL1/CLKIN is tied to one side of a reference
      crystal.
      XTAL2
      124
      88
      88
      25
      Crystal output. PLL oscillator output pin. XTAL2 is tied to
      one side of a reference crystal. This pin goes in the
      high-impedance state when EMU1/OFF is active low.
      PLLV
      CCA
      IOPF6
      12
      10
      10
      39
      PLL supply (3.3 V)
      131
      92
      92
      General-purpose I/O
      (
      )
      BOOT_EN /
      XF
      BOOT_EN
      121
      86
      23
      Boot ROM enable, GPO, XF. This pin will be sampled as
      input (BOOT_EN) to update SCSR2.3 (BOOT_EN bit)
      during reset and then driven as an output signal for XF. After
      reset, XF is driven high. ROM devices do not have boot
      ROM, hence, no BOOT_EN modes. The BOOT_EN pin
      must be driven with a passive circuit only.
      PLL loop filter input 1
      XF
      121
      86
      86
      23
      (
      )
      PLLF
      Bold, italicized pin names
      indicate pin function after reset.
      GPIO
      General-purpose input/output pin. All GPIOs come up as input after reset.
      §
      It is highly recommended that V
      CCA
      be isolated from the digital supply voltage (and V
      SSA
      from digital ground) to maintain the specified accuracy
      and improve the noise immunity of the ADC.
      Only when all of the following conditions are met: EMU1/OFF is low, TRST is low, and EMU0 is high
      #
      No power supply pin (V
      DD
      , V
      DDO
      , V
      SS
      , or V
      SSO
      ) should be left unconnected. All power supply pins must be connected appropriately for proper
      device operation.
      LEGEND:
      Internal pullup
      Internal pulldown
      (Typical active pullup/pulldown value is
      ±
      16
      μ
      A.)
      11
      9
      9
      38
      相關(guān)PDF資料
      PDF描述
      TMP320LF2406APAGA DSP CONTROLLERS
      TMP320LF2406APAGS DSP CONTROLLERS
      TMP320LF2406APGA DSP CONTROLLERS
      TMP320LF2406APGEA DSP CONTROLLERS
      TMS320LC2403APZS DSP CONTROLLERS
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      TMP320LF2406APAGA 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
      TMP320LF2406APAGS 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
      TMP320LF2406APGA 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
      TMP320LF2406APGEA 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS
      TMP320LF2406APGES 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLERS