- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358712 > IC41LV16256-35TIG 256Kx16 bit Dynamic RAM with EDO Page Mode PDF資料下載
參數(shù)資料
| 型號(hào)： | IC41LV16256-35TIG |
| 英文描述： | 256Kx16 bit Dynamic RAM with EDO Page Mode |
| 中文描述： | 256Kx16位動(dòng)態(tài)RAM與江戶頁面模式 |
| 文件頁數(shù)： | 7/21頁 |
| 文件大小： | 208K |
| 代理商： | IC41LV16256-35TIG |
IC41C16256
IC41LV16256
Integrated Circuit Solution Inc.
DR018-0C 04/23/2004
7
ELECTRICAL CHARACTERISTICS
(1)
(Recommended Operating Conditions unless otherwise noted.)
Symbol
Parameter
Test Condition
Speed
Min.
Max.
Unit
I
IL
Input Leakage Current
Any input 0V < V
IN
< Vcc
Other inputs not under test = 0V
–10
10
μA
I
IO
Output Leakage Current
Output is disabled (Hi-Z)
0V < V
OUT
< Vcc
–10
10
μA
V
OH
Output High Voltage Level
I
OH
= –2.5 mA
2.4
—
V
V
OL
Output Low Voltage Level
I
OL
=+2.1mA
—
0.4
V
I
CC
1
Standby Current: TTL
RAS
,
LCAS
,
UCAS
> V
IH
Commerical
Industrial
Commerical 3.3V
Industrial
5V
5V
—
—
—
—
2
3
1
2
mA
3.3V
I
CC
2
Standby Current: CMOS
RAS
,
LCAS
,
UCAS
> V
CC
– 0.2V
5V
3.3V
—
—
1
mA
0.5
I
CC
3
Operating Current:
Random Read/Write
(2,3,4)
Average Power Supply Current
RAS
,
LCAS
,
UCAS
,
Address Cycling, t
RC
= t
RC
(min.)
-25
-35
-50
-60
—
—
—
—
260
230
180
170
mA
I
CC
4
Operating Current:
EDO Page Mode
(2,3,4)
Average Power Supply Current
RAS
= V
IL
,
LCAS
,
UCAS
,
Cycling t
PC
= t
PC
(min.)
-25
-35
-50
-60
—
—
—
—
250
220
170
160
mA
I
CC
5
Refresh Current:
RAS
-Only
(2,3)
Average Power Supply Current
RAS
Cycling,
LCAS
,
UCAS
> V
IH
t
RC
= t
RC
(min.)
-25
-35
-50
-60
—
—
—
—
260
230
180
170
mA
I
CC
6
Refresh Current:
CBR
(2,3,5)
Average Power Supply Current
RAS
,
LCAS
,
UCAS
Cycling
t
RC
= t
RC
(min.)
-25
-35
-50
-60
—
—
—
—
260
230
180
170
mA
Notes:
1. An initial pause of 200 μs is required after power-up followed by eight
RAS
refresh cycles (
RAS
-Only or CBR) before proper device
operation is assured. The eight
RAS
cycles wake-up should be repeated any time the t
REF
refresh requirement is exceeded.
2. Dependent on cycle rates.
3. Specified values are obtained with minimum cycle time and the output open.
4. Column-address is changed once each EDO page cycle.
5. Enables on-chip refresh and address counters.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IC41LV16256-35TI | 256Kx16 bit Dynamic RAM with EDO Page Mode |
| IC41LV16256-35TG | 256Kx16 bit Dynamic RAM with EDO Page Mode |
| IC41LV16256-35T | 256Kx16 bit Dynamic RAM with EDO Page Mode |
| IC41LV16256-35KI | 256Kx16 bit Dynamic RAM with EDO Page Mode |
| IC41LV16256-35KG | 256Kx16 bit Dynamic RAM with EDO Page Mode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IC41LV16256-50K | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:256Kx16 bit Dynamic RAM with EDO Page Mode |
| IC41LV16256-50KG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:256Kx16 bit Dynamic RAM with EDO Page Mode |
| IC41LV16256-50KI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:256Kx16 bit Dynamic RAM with EDO Page Mode |
| IC41LV16256-50KIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:256Kx16 bit Dynamic RAM with EDO Page Mode |
| IC41LV16256-50T | 制造商:Integrated Circuit Solution Inc 功能描述:Dynamic RAM, EDO, 256K x 16, 40 Pin, Plastic, TSOP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。